Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

Size: px
Start display at page:

Download "Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications"

Transcription

1 Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven, Belgium 2 IMEC/INTEC/TFCG, Sint-Pietersnieuwstraat Gent, Belgium 3 TU Berlin, Microperipheric Research Center, TIB 4/2-1, Gustav-Meyer-Allee 25, D Berlin, Germany Tel ; mario.gonzalez@imec.be Abstract A variety of lead free alloys have been developed to replace the commonly used tin lead solder. At present, the leading candidates are, SnAg and SnCu(Ni) solder alloys. Nevertheless, a major concern regarding the rather new alloys is the fatigue reliability. The lack of reliability data of these solder materials makes every step towards the replacement of lead containing solder uncertain. A 3D Finite Element Model (FEM) was used to simulate the visco-plastic constitutive behavior of the solder in a f lip chip package when submitted to a thermal cycle test. When the solder is subjected to cyclic stresses generated during the thermal cycling, the reliability of the solder joint depends on its resistance to fatigue. The goal of the thermo-mechanical analysis in the electronic industry is to be able to predict, before extensive testing, the reliability of the solder joints. This paper focuses on predicting the thermomechanical behavior of fine pitch flip-chip packages using and solder alloys. Three different sizes and 2 different pitches were analyzed. The number of cycles to failure was correlated to the accumulated creep strain using an empirical relationship found in literature. Moreover, the results also indicate that this lead free alloys may be used as alternative solder to improve the resistance to fatigue when compared with standard lead containing solder. Key words: Flip Chip, creep, Finite Element Modeling, FEM, voids,, Lead Free. Introduction The shift from lead based solders to Pb-free in the electronic industry becomes imminent due to environmental, business and legislatives concerns. Although many lead free alloys are being investigated, the choice of the industry and research institutes converge to the use of, SnAg and SnCu(Ni) alloys as the promising replacements [1-3]. A large number of research studies have been performed and are currently ongoing in the lead-free solder area, however, the conclusions are not universal and sometimes are even contradictory. The degree of reliability improvement or deterioration depends on many factors such as package design, temperature cycle conditions, surface finishing and/or variations in the alloy composition. Tin-lead and lead-free solders present a complex nonlinear deformation when submitted to a thermal cycle. Finite Element Modeling (FEM) has been broadly used for analyzing these time and temperature dependent behavior of various solder joints in electronic packages. A severe obstacle for modeling electronic packages and its components is the lack of adequate material properties and model parameters for many of the materials being applied. These parameters should describe the time and temperature dependent properties like stress-strain relations, damages evolution and failure criteria. Therefore thermal and mechanical characterization of microelectronic materials is a critical factor for modeling. Beside the solder joint technology, the packaging technology must be also developed to meet the industrial demands for higher package density combined with an increasing number of I/O's. Flip Chip interconnection shows interesting advantages over other IC's packages including a high electrical performance and high package density [9]. The objective of this paper is to evaluate the thermomechanical behavior of a lead free solder alloy and compare the results with the eutectic tin lead solder (Sn37Pb). The demonstrator used in this analysis is a Flip Chip package with three different sizes, namely 2.5x2.5; 5x5 and 10x10 mm². The pads are in a peripheral array design with two different pitches for each die size, i.e. 200 and 300 µm. A study of the influence of voids on the reliability of the Flip Chip package is also presented. 440

2 Flip Chip Package Design In the framework of IMECAT project, three different Flip Chip packages were designed in order to fulfill the needs of lead free soldering tests of the different partners. However, only two types of packages were modeled. The third type (IMECAT D) was mainly used for processing challenges in order to explore the possibility of printing very fine pitches and will not be tested in the accelerated thermomechanical fatigue test. Therefore, IMECAT D package will not be modeled to predict the reliability life. For each type of package, there were specimens with 3 different chip sizes and two different kinds of solder materials for each size, namely, and. The detailed specifications of the Flip Chip specimens are summarized in Table 1. Table 1. Geometric specification of the different Flip Chip packages Wafer Description Chip size (mm 2 ) Pitch (µm) Pad size (µm) IMECAT B 10 x 10 5 x IMECAT C 2.5 x x 10 5 x x 2.5 The solder bump height was measured by TU Berlin [5] using optical microscopy and laser profilometry. This information was used to calculate analytically the volume and the standoff of the solder joints after assembly. The results of volume and standoff resulted from this analytical model are summarized in Table 2. Table 2. Geometric specifications of the solder joint interconnections Measured Simulated Simulated Wafer ball height Volume stand-off Description (µm) (mm 3 ) (µm) IMECAT B x IMECAT C x Finite Element Simulations Due to the symmetry of the package, only one eight of the flip chip needs to be modeled in the FE analysis. The global mesh and the details in the solder joint are shown in Figure 1 for an IMECAT B chip of 10x10 mm 2 mounted on a PCB. The volume averaging technique is employed to calculate the accumulated inelastic strain of the solder joint at package and board interface. This technique is used not only to avoid singularity problems during calculation, but also to eliminate a meshing dependent results. These volume regions were located in both sides of the solder joint. In this way, it is easy to identify whether the failure will occur in the chip or in the substrate side. Figure 1 FEM mesh for the underfilled 10x10 mm 2 flip chip assembly mounted on a 1 mm thick FR4 board Besides the possible discrepancy in the results due to the material properties used in the model, the actual simulation methodology used to represent electronic assemblies and solder joints is a source of variation for life prediction models. All simulation approaches use some assumptions, which can impact the accuracy of life prediction model. In order to compare both solder materials without influence of the package design, the same model has been simulated for each solder alloy. In other words, the same geometric model has been analyzed twice, one for each solder material. The dominant failure mechanism expected for the solder joints is the thermal fatigue. Other failure modes like delamination, brittle fracture at the interface between solder and UBM or chip crack were not considered in this analysis. Another methodology used in our models to reduce the simulation time was to simplify the model. In the case of underfilled flip chip package, the main deformation in the solder comes from the deformation of the underfill and not from the shear displacement between chip and substrate like the case of CSP packages. As the volume of underfill material is much bigger than the volume of the solder (in the case of peripheral array), it is possible to simplify the model by including only the critical bump (corner bump). This approach has been verified by comparing the accumulated creep strain after 3 thermal cycles for the two package types (IMECAT B and C) with a chip size of 10x10 mm 2. The methodology was verified for both solder alloys. The accumulated creep strain for two different packages and two different solder alloys is depicted in Figure 2. The difference in the accumulated creep strain using the full model or the simplified (only the critical bump) is limited and calculation time was 441

3 reduced more than 5 times without loosing accuracy. Therefore, the results presented in this report will be based on simplified models. Eq. creep strain / cycle 4,0 3,5 3,0 2,5 2,0 1,5 1,0 0,5 0,0 imecat B imecat C imecat B imecat C simplified model full model Figure 2. Comparison of the accumulated equivalent creep strain, including all the solder bumps or just the critical solder (corner joint). Temperature cycle profile In the calculations, the materials of the structure were assumed to be stress free at 150ºC. The assembly was then uniformly cooled down to room temperature (no thermal gradients) to be closer to a real thermal condition. Then, a temperature cycle between 125ºC and 55 ºC is applied as load condition. Perfect bonding is assumed at all interfaces between the heterogeneous materials. As a result, delamination failure was not possible. The time-temperature loading profile used for modeling is depicted in Figure 3. Temperature (ºC) Time (s) Figure 3. Time-temperature load condition Materials Properties The thermo-mechanical behavior of the silicon die, FR4 board, copper and nickel metallizations and underfill resin were modeled as isotropic, linear elastic and temperature independent. To limit the simulation time and retain sufficient accuracy, only the solder interconnections were modeled with non-linear behavior. The time independent plasticity was not considered in this analysis because is not expected to play a significant role during thermal fatigue simulation. The published constitutive properties of lead free solder alloys are very scarce and validation of the existing models is still ongoing. For this study, the creep behavior of is assumed to obey the Garofalo-Arrhenius creep constitutive law [6]. This alloy present a different increase of creep rate at different applied stresses. At intermediate stresses, the strain rate is dominated by the stress to the power n (: n=3.3). At higher stresses, the strain rate is an exponential function of stress. The creep rate of solder alloy is defined by the following equation: T sinh exp T T T The experimental steady state creep behavior of solder joints is given by Wiese [7]. The creep deformation of this alloy does not follow the same behavior as the eutectic alloy. In this case, there is not a break down slope as observed with the other alloy. The creep strain for the alloys is defined by a power law function as shown below: x10 exp T with T in ºK and in MPa. The steady-state creep of the two investigated solder alloys is plotted versus stress (tension) in Figures 4 and 5. Comparing these data it is observed that at high temperatures and low stresses, lead free solders are more creep resistant than the standard solder alloy. However, at low temperature and high stresses, the gap between the two plots is reduced. Creep rate (s -1 ) 1,E-01 1,E-02 1,E-03 1,E-04 1,E-05 1,E-06 1,E-07 1,E-08 1,E-09 1,E-10 1,E ºC 1,E (MPa) Figure 4. Comparison of creep strain rate for and at 50ºC

4 Creep rate (s -1 ) 1,E-01 1,E-02 1,E-03 1,E-04 1,E-05 1,E-06 1,E-07 1,E-08 1,E-09 1,E-10 1,E ºC 1,E (MPa) Figure 5. Comparison of creep strain rate for and at 150ºC The relevant elastic properties of the package components are listed in Table 3 and they include the elastic properties of the solder alloys as a function of temperature. Table 3. Material Properties Young s CTE Material Modulus (10-6 /ºC) (MPa) Poisson s Ratio, FR Silicon Cu Ni Underfill (Hysol FP4549) T T T 2 NB: T is the temperature in ºC Simulations Results The accumulated creep strain was calculated for each flip chip assembly and for each solder material. The maximum creep strain was always observed in the chip side; therefore, the failure mode is expected to occur in this region. The summary of the modeling results is presented in Table 4. From these results it is clear that the accumulated creep strain increase for larger chip sizes and smaller pitches. Therefore, the highest reliability is expected for the 2.5x2.5 mm 2 chip with 300 µm pitch. A taller solder joint is able to better address the CTE mismatch than a shorter one by relieving the shear strain stresses through the length of the joint. As a result the volume of the solder paste deposited affects the reliability of the joint. With greater paste deposited, the solder joint formed should be larger and taller producing a more reliable joint. Table 4. Accumulated creep strain (%) for the different demonstrators after 3 thermal cycles. B=300 µm pitch. C=200 µm pitch. Chip size (mm 2 ) B C B C 2,5x 2, x x From these results it is also observed that the accumulated creep strain is lower in the SAC alloy; therefore, it is concluded that qualitatively, the solder should be more reliable than the under normal operating conditions. However, it has to be noted that in this FEA analysis, the package was modeled based on continuum models without any imperfections. Failure mechanisms due to processing were not taken into account. In addition, the manufactory assembly process would contribute to the reliability of the solder joint. For instance, the reflow profile can influence the wetting and the microstructure of the solder joint increasing or reducing the reliability of the solder joint and changing in consequence the trends calculated by FEM. Reliability estimation The reliability estimation of the flip chip demonstrators was done based on the empirical equations presented by R. Dudek [8]. The empirical equations are presented graphically in Figure 6. Figure 6. Relationship between accumulated creep strain and the characteristic life The reliability estimation for the different chip sizes is presented in Table 5. In all cases, the predicted lifetime of the SAC alloy is higher than the one of the eutectic solder alloy. Furthermore, the lifetime improvement is more pronounced in the case of packages with a small pitch (IMECAT C) where the reliability is about 50% higher for the SAC alloy. 443

5 Table 5. Reliability estimation of the different IMECAT demonstrators (N50 cycles) IMECAT B IMECAT C ,5 x 2, SAC / 1,27 1, x SAC / 1,29 1, x SAC / 1,34 1,51 max = 4.44 % Figure 8. Equivalent creep strain in a solder joint without voids Effects of voids on the thermal fatigue reliability A typical problem encountered in the lead free solder alloys is the presence of voids after the reflow (Figure 7) because the more aggressive fluxes that must be used and the subsequent outgassing. In some cases, excessive solder voids can cause some reliability problems because they act as stress concentrators and therefore may allow the crack to initiate and propagate. max = 4.55 % max = 4.43% Figure 9. Equivalent creep strain in a solder joint with a void in different locations max = 10.64% max = 11.58% Figure 10. Equivalent creep strain in a solder joint with several voids. Figure 7. Cross section of a solder joint showing a void. A 2D FEM has been built in order to study the presence of voids in the solder joints. Several configurations were analyzed including different size and position of the voids inside the solder joint and the existence of several voids. A solder joint without voids was also model and considered as reference. From the FEM results, it was found that the maximum inelastic strain of solder joints with voids is not always larger than those without them. This is only true in the case of a single void located randomly in the solder as can be observed in Figure 9. However, if several voids are located one aside the other, the accumulated strain in the region between the two voids is much higher than the reference joint because the effective cross section is reduced (Figure 10). Summary and Conclusions In this report, we summarized the reliability studies of different IMECAT demonstrators using lead free and tin-lead solder joints. The main conclusion is that the chips assembled with lead free solder have an improvement between 27 and 51% with respect to the lifetime of the packages assembled with solder alloy. The FEM results presented in this work have not been verified experimentally yet. However, the assembly and reliability studies of bumped chips are planned and the results will be reported in a near future communication. The fatigue strength of lead-free solder joints containing voids was analyzed using 2D FEM. From these results it has been observed that the accumulated inelastic strain of a solder joint with a single void is not larger than that of a solder joint without voids. In the case of several voids in the same solder joint can cause an early fatigue failure. Acknowledgments The authors would like to thank the European Commission for financial support of this work in the framework of the IMECAT Project (EC-Growth GRD ) ( 444

6 References [1] IPC Leadfree Home Page: [2] J. E. Sohn. Are Lead-Free Solder Joints Reliable?, Circuits Assembly. June pp [3] Carol Handwerker et al., "NEMI report: a single lead-free alloy is recommended ". Surface Mount Technology vol.17, no.1 : 24-25, Jan [4] Report on the Workshop on Modeling and Data Needs for Lead-Free Solders. Sponsored by NEMI, NIST, NFS and TMS. New Orleans, LA, USA. Feb [5] D. Manessis et al., "Accomplishments in Lead- Free Flip Chip Wafer Bumping using Stencil Printing Technology". IMAPS 2004, Long Beach, USA. [6] R. Darveaux, et al., Constitutive Relations for Tin-Based Solder Joints. IEEE Transactions on Components, Hybrids and Manufacturing Technology, 1992, Vol 15, No. 6, Page(s): [7] S. Wiese, et al., Microstructural Dependence of Constitutive Properties of Eutectic SnAg and Solders. Proceedings of the 53rd Electronic Components and Technology Conference, 2003, Page(s): [8] Dudek, et al., "Thermal fatigue modelling for and solder joints", EuroSimE 2004, pp [9] B. Vandevelde, D. Degryse, E. Beyne, Parameter study for Solder Joint Reliability of Underfilled Flip Chip Assemblies, Proceedings of the 4th Area Array Packaging Technologies Workshop, Berlin, Germany, April 22-23,

System Level Effects on Solder Joint Reliability

System Level Effects on Solder Joint Reliability System Level Effects on Solder Joint Reliability Maxim Serebreni 2004 2010 Outline Thermo-mechanical Fatigue of solder interconnects Shear and tensile effects on Solder Fatigue Effect of Glass Style on

More information

Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages

Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Bhavesh Varia 1, Xuejun Fan 1, 2, Qiang Han 2 1 Department of Mechanical Engineering Lamar

More information

Solder joint reliability of plastic ball grid array with solder bumped flip chip

Solder joint reliability of plastic ball grid array with solder bumped flip chip ball grid array with solder bumped Shi-Wei Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo

More information

Available online at ScienceDirect. Procedia Engineering 79 (2014 )

Available online at  ScienceDirect. Procedia Engineering 79 (2014 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 79 (2014 ) 333 338 37th National Conference on Theoretical and Applied Mechanics (37th NCTAM 2013) & The 1st International Conference

More information

inemi Statement of Work (SOW) inemi Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Phase 1 & Phase 2

inemi Statement of Work (SOW) inemi Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Phase 1 & Phase 2 inemi Statement of Work (SOW) inemi Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Phase 1 & Phase 2 Version: 4.1 Date: March 26, 2014 Project Leader: Bart Vandevelde

More information

Field Condition Reliability Assessment for SnPb and SnAgCu Solder Joints in Power Cycling Including Mini Cycles

Field Condition Reliability Assessment for SnPb and SnAgCu Solder Joints in Power Cycling Including Mini Cycles Field Condition Reliability Assessment for SnPb and SnAgCu Solder Joints in Power Cycling Including Mini Cycles Min Pei 1, Xuejun Fan 2 and Pardeep K. Bhatti 2 1 Georgia Tech, 801 Ferst Dr. NW, Atlanta,

More information

Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging

Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging Y. T. Lin Graduate Assistant C. T. Peng Graduate Assistant K. N. Chiang Associate Professor e-mail: Knchiang@pme.nthu.edu.tw Dept. of Power Mechanical Engineering, National Tsing Hua University, HsinChu

More information

Design for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau*

Design for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau* Page 1 of 9 Design for Plastic Ball Grid Array Solder Joint Reliability The Authors S.-W. R. Lee, J. H. Lau* S.-W. R. Lee, Department of Mechanical Engineering, The Hong Kong University of Science and

More information

Manufacturing and Reliability Modelling

Manufacturing and Reliability Modelling Manufacturing and Reliability Modelling Silicon Chip C Bailey University of Greenwich London, England Printed Circuit Board Airflow Temperature Stress at end of Reflow Stress Product Performance in-service

More information

Reliability of Lead-Free Solder Connections for Area-Array Packages

Reliability of Lead-Free Solder Connections for Area-Array Packages Presented at IPC SMEMA Council APEX SM 2001 For additional information, please email marketing@amkor.com Reliability of Lead-Free Solder Connections for Area-Array Packages Ahmer Syed Amkor Technology,

More information

Modeling Constitutive Model Effect on Reliability of Lead-Free Solder Joints

Modeling Constitutive Model Effect on Reliability of Lead-Free Solder Joints Modeling Constitutive Model Effect on Reliability of Lead-Free Solder Joints F. X. Che * 1, H.L.J. Pang 2, W. H. Zhu 1, Wei Sun 1, and Anthony Y. S. Sun 1 1 United Test & Assembly Center Ltd. (UTAC) Packaging

More information

Basic Project Information. Background. Version: 2.0 Date: June 29, Project Leader: Bart Vandevelde (imec) inemi Staff: Grace O Malley

Basic Project Information. Background. Version: 2.0 Date: June 29, Project Leader: Bart Vandevelde (imec) inemi Staff: Grace O Malley inemi Statement of Work (SOW) Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Project, Phase 2 (Experimental build and testing) Version: 2.0 Date: June 29, 2015 Project

More information

Green IC packaging: A threath to electronics reliability

Green IC packaging: A threath to electronics reliability Green IC packaging: A threath to electronics reliability Geert Willems Steven Thijs, Bart Vandevelde imec 13 juni 2012 Bits & Chips Hardware Conference Content 1. Plastic Molding Compounds 2. Towards Green,

More information

Adaption to scientific and technical progress under Directive 2002/95/EC

Adaption to scientific and technical progress under Directive 2002/95/EC . Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 15 Lead in solders to complete a viable electrical connection between semiconductor

More information

Adaption to scientific and technical progress under Directive 2002/95/EC

Adaption to scientific and technical progress under Directive 2002/95/EC . Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 7 a a) Lead in high melting temperature type solders (i.e. lead-based alloys containing

More information

Finite Element Modeling of Heat Transfer and Thermal Stresses for Three-dimensional Packaging of Power Electronics Modules

Finite Element Modeling of Heat Transfer and Thermal Stresses for Three-dimensional Packaging of Power Electronics Modules Finite Element Modeling of Heat Transfer and Thermal Stresses for Three-dimensional Packaging of Power Electronics Modules Simon S. Wen and Guo-Quan Lu Center for Power Electronics Systems The Bradley

More information

Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.

Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H. Page 1 of 9 Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* The Authors S.-W. Lee, J.H. Lau** S.-W. Lee, Center for Advanced Engineering

More information

Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages

Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages by Ming-Che Hsieh STATS ChipPAC Taiwan Co. Ltd. Copyright 2013. Reprinted from 2013 International Microsystems,

More information

Solder joint reliability of cavity-down plastic ball grid array assemblies

Solder joint reliability of cavity-down plastic ball grid array assemblies cavity-down plastic ball grid array S.-W. Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo Alto,

More information

NUMERICAL MODELING OF CYCLIC STRESS-STRAIN BEHAVIOR OF Sn-Pb SOLDER JOINT DURING THERMAL FATIGUE

NUMERICAL MODELING OF CYCLIC STRESS-STRAIN BEHAVIOR OF Sn-Pb SOLDER JOINT DURING THERMAL FATIGUE NUMERICAL MODELING OF CYCLIC STRESS-STRAIN BEHAVIOR OF Sn-Pb SOLDER JOINT DURING THERMAL FATIGUE M.N. Tamin and Y.B. Liew Department of Applied Mechanics Faculty of Mechanical Engineering 81310 UTM Skudai,

More information

EVOLUTION OF INTERNAL STATES IN A SN-PB SOLDER JOINT DURING RE-FLOW AND THERMAL CYCLES

EVOLUTION OF INTERNAL STATES IN A SN-PB SOLDER JOINT DURING RE-FLOW AND THERMAL CYCLES EVOLUTION OF INTERNAL STATES IN A SN-PB SOLDER JOINT DURING RE-FLOW AND THERMAL CYCLES Liew Yek Ban 1, Mohd Nasir Tamin 1 and Goh Teck Joo 2 1 Faculty of Mechanical Engineering, Universiti Teknologi Malaysia,

More information

A New Creep Constitutive Model for Eutectic Solder Alloy

A New Creep Constitutive Model for Eutectic Solder Alloy X. Q. Shi e-mail: xqshi@gintic.gov.sg Z. P. Wang Gintic Institute of Manufacturing Technology, Nanyang Drive, Singapore 638075 W. Zhou H. L. J. Pang School of Mechanical & Production Engineering, Nanyang

More information

White Paper. Discussion on Cracking/Separation in Filled Vias. By: Nathan Blattau, PhD

White Paper. Discussion on Cracking/Separation in Filled Vias. By: Nathan Blattau, PhD White Paper Discussion on Cracking/Separation in Filled Vias By: Nathan Blattau, PhD Introduction The Knadle PTH life curve" has been used for over 15 years to characterize new materials or PTH structures,

More information

Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance

Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance 1 Tae-Kyu Lee, 2 Weidong Xie, 2 Steven Perng, 3 Edward Ibe, and

More information

Lead Free Solder for Flip Chip

Lead Free Solder for Flip Chip Lead Free Solder for Flip Chip Zhenwei Hou & R. Wayne Johnson Laboratory for Electronics Assembly & Packaging Auburn University 162 Broun Hall, ECE Dept. Auburn, AL 36489 USA 334-844-1880 johnson@eng.auburn.edu

More information

ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS

ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS B. Rogers, M. Melgo, M. Almonte, S. Jayaraman, C. Scanlan, and T. Olson Deca Technologies, Inc 7855 S. River Parkway,

More information

RELIABILITY OF DOPED LEAD-FREE SOLDER JOINTS UNDER ISOTHERMAL AGING AND THERMAL CYCLING

RELIABILITY OF DOPED LEAD-FREE SOLDER JOINTS UNDER ISOTHERMAL AGING AND THERMAL CYCLING As originally published in the SMTA Proceedings RELIABILITY OF DOPED LEAD-FREE SOLDER JOINTS UNDER ISOTHERMAL AGING AND THERMAL CYCLING Cong Zhao, Thomas Sanders, Chaobo Shen, Zhou Hai, John L. Evans,

More information

IMPACT OF LEAD-FREE COMPONENTS AND TECHNOLOGY SCALING FOR HIGH RELIABILITY APPLICATIONS

IMPACT OF LEAD-FREE COMPONENTS AND TECHNOLOGY SCALING FOR HIGH RELIABILITY APPLICATIONS IMPACT OF LEAD-FREE COMPONENTS AND TECHNOLOGY SCALING FOR HIGH RELIABILITY APPLICATIONS Chris Bailey, Ph.D. University of Greenwich London, United Kingdom c.bailey@gre.ac.uk ABSTRACT Semiconductor technology

More information

BOARD LEVEL RELIABILITY COMPARISON OF LEAD FREE ALLOYS

BOARD LEVEL RELIABILITY COMPARISON OF LEAD FREE ALLOYS BOARD LEVEL RELIABILITY COMPARISON OF LEAD FREE ALLOYS Robert Darveaux, Corey Reichman, Sabira Enayet, Wen-Sung Hsu, and Win Thandar Swe Amkor Technology, Inc. Chandler, AZ, USA rdarv@amkor.com ABSTRACT

More information

Low Cycle Fatigue Testing of Ball Grid Array Solder Joints under Mixed-Mode Loading Conditions

Low Cycle Fatigue Testing of Ball Grid Array Solder Joints under Mixed-Mode Loading Conditions Tae-Sang Park Mechatronics & Manufacturing Technology Center, Corporate Technology Operations, Samsung Electronics Co., LTD, 416, Maetan-3Dong, Yeongtong-Gu, Suwon-City, Gyeonggi-Do, 443-742, Korea e-mail:

More information

FEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking

FEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking Hisada et al.: FEM Analysis on Warpage and Stress at the Micro Joint (1/6) [Technical Paper] FEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking Takashi Hisada*, Yasuharu Yamada*,

More information

Thermal stress analysis of leads in Quad Flat Package: a parametric study

Thermal stress analysis of leads in Quad Flat Package: a parametric study Thermal stress analysis of leads in Quad Flat Package: a parametric study D. Zhou Faculty of,, zhouding@siswa.um.edu.my A.S.M.A. Haseeb Faculty of, haseeb@um.edu.my A. Andriyana Faculty of, andri.andriyana@um.edu.my

More information

Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Alloys

Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Alloys Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Kazuki Tateyama, Hiroshi Ubukata*, Yoji Yamaoka*, Kuniaki Takahashi*, Hiroshi Yamada** and Masayuki Saito

More information

Modeling the Effect of Microstructure in BGA Joints

Modeling the Effect of Microstructure in BGA Joints Intl. Journal of Microcircuits and Electronic Packaging Modeling the Effect of Microstructure in BGA Joints S. J. Holden and E. R. Wallach Department of Materials Science and Metallurgy Cambridge University

More information

Packaging Effect on Reliability for Cu/Low k Damascene Structures*

Packaging Effect on Reliability for Cu/Low k Damascene Structures* Packaging Effect on Reliability for Cu/Low k Damascene Structures* Guotao Wang and Paul S. Ho Laboratory of Interconnect & Packaging, TX 78712 * Work supported by SRC through the CAIST Program TRC 2003

More information

Creep Rates and Stress Relaxation for Micro-sized Lead-free Solder Joints

Creep Rates and Stress Relaxation for Micro-sized Lead-free Solder Joints Creep Rates and Stress Relaxation for Micro-sized Lead-free Solder Joints Summary This Note describes a new method for the measurement of some materials properties of lead-free solders, in particular the

More information

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S. Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S. Henkel Electronic Materials Agenda 1. Introduction 2. Motivation 3. Interconnect

More information

Reliability of RoHS-Compliant 2D and 3D 1С Interconnects

Reliability of RoHS-Compliant 2D and 3D 1С Interconnects Reliability of RoHS-Compliant 2D and 3D 1С Interconnects John H. Lau, Ph.D. New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney Toronto Foreword

More information

TEMPERATURE CYCLING AND FATIGUE IN ELECTRONICS

TEMPERATURE CYCLING AND FATIGUE IN ELECTRONICS TEMPERATURE CYCLING AND FATIGUE IN ELECTRONICS Gilad Sharon, Ph.D. DfR Solutions Beltsville, MD, USA gsharon@dfrsolutions.com Greg Caswell DfR Solutions Liberty Hill, TX, USA gcaswell@dfrsolutions.com

More information

JOINT INDUSTRY STANDARD

JOINT INDUSTRY STANDARD JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About

More information

Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation.

Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation. Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation. B. Salam +, N. N. Ekere, D. Rajkumar Electronics Manufacturing Engineering

More information

EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew

EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS Mulugeta Abtew Typical PCB Assembly Process PCB Loading Solder Paste Application Solder Paste Inspection

More information

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability Simulation of Embedded Components in PCB Environment and Verification of Board Reliability J. Stahr, M. Morianz AT&S Leoben, Austria M. Brizoux, A. Grivon, W. Maia Thales Global Services Meudon-la-Forêt,

More information

HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE

HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE AUTHORS: B. VANDEVELDE, L. DEGRENDELE, M. CAUWE, B. ALLAERT, R. LAUWAERT, G. WILLEMS

More information

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong

More information

REWORKABLE EDGEBOND APPLIED WAFER-LEVEL CHIP-SCALE PACKAGE (WLCSP) THERMAL CYCLING PERFORMANCE ENHANCEMENT AT ELEVATED TEMPERATURE

REWORKABLE EDGEBOND APPLIED WAFER-LEVEL CHIP-SCALE PACKAGE (WLCSP) THERMAL CYCLING PERFORMANCE ENHANCEMENT AT ELEVATED TEMPERATURE REWORKABLE EDGEBOND APPLIED WAFER-LEVEL CHIP-SCALE PACKAGE (WLCSP) THERMAL CYCLING PERFORMANCE ENHANCEMENT AT ELEVATED TEMPERATURE Tae-Kyu Lee, Ph.D. Portland State University Portland, OR, USA taeklee@pdx.edu

More information

Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging

Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging Y. W. Pok, D. Sujan, M. E. Rahman, S. S. Dol School of Engineering and Science, Curtin University Sarawak Campus, CDT

More information

NPL REPORT DEPC MPR 021. The Measurement of Creep Rates and Stress Relaxation for Micro Sized Lead-free Solder Joints. Milos Dusek & Chris Hunt

NPL REPORT DEPC MPR 021. The Measurement of Creep Rates and Stress Relaxation for Micro Sized Lead-free Solder Joints. Milos Dusek & Chris Hunt NPL REPORT DEPC MPR 021 The Measurement of Creep Rates and Stress Relaxation for Micro Sized Lead-free Solder Joints Milos Dusek & Chris Hunt NOT RESTRICTED APRIL 2005 The Measurement of Creep Rates and

More information

ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY

ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY Steven Perng, Tae-Kyu Lee, and Cherif Guirguis Cisco Systems, Inc. San Jose, CA, USA sperng@cisco.com Edward S. Ibe Zymet, Inc. East Hanover,

More information

Effect of Underfill Entrapment on the Reliability of Flip-Chip Solder Joint

Effect of Underfill Entrapment on the Reliability of Flip-Chip Solder Joint Y. C. Chan e-mail: eeycchan@cityu.edu.hk M. O. Alam K. C. Hung H. Lu C. Bailey EPA Centre, Department of Electronic Engineering, City University of Hong Kong, Hong Kong, China; School of Computing and

More information

3D-WLCSP Package Technology: Processing and Reliability Characterization

3D-WLCSP Package Technology: Processing and Reliability Characterization 3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging

More information

Mechanical Behavior of Flip Chip Packages under Thermal Loading

Mechanical Behavior of Flip Chip Packages under Thermal Loading Mechanical Behavior of Flip Packages under Thermal Loading *Shoulung Chen 1,2, C.Z. Tsai 1,3, Nicholas Kao 1,4, Enboa Wu 1 1 Institute of Applied Mechanics, National Taiwan University 2 Electronics Research

More information

Reliability Enhancement of Wafer Level Packages with Nano-Column-Like Hollow Solder Ball Structures

Reliability Enhancement of Wafer Level Packages with Nano-Column-Like Hollow Solder Ball Structures Reliability Enhancement of Wafer Level Packages with Nano-Column-Like Hollow Structures Ronak Varia and Xuejun Fan Department of Mechanical Engineering Lamar University PO Box 10028, Beaumont, TX 77710,

More information

Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study. Krzysztof Dabrowiecki Jörg Behr

Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study. Krzysztof Dabrowiecki Jörg Behr Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study Krzysztof Dabrowiecki Jörg Behr Overview A little bit of history in applying finite element analysis for probe card

More information

Interfacial Delamination Near Solder Bumps and UBM in Flip-Chip Packages

Interfacial Delamination Near Solder Bumps and UBM in Flip-Chip Packages Yu Gu Toshio Nakamura Mem. ASME Department of Mechanical Engineering, State University of New York at Stony Brook, Stony Brook, NY 11794 William T. Chen Brian Cotterell Institute of Materials Research

More information

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) 1 Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) Xi Liu Ph.D. Student and Suresh K. Sitaraman, Ph.D. Professor The George W. Woodruff School of Mechanical Engineering Georgia Institute of

More information

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi

More information

3D FRACTURE MECHANICS ANALYSIS OF UNDERFILL DELAMINATION FOR FLIP CHIP PACKAGES

3D FRACTURE MECHANICS ANALYSIS OF UNDERFILL DELAMINATION FOR FLIP CHIP PACKAGES 3D FRACTURE MECHANICS ANALYSIS OF UNDERFILL DELAMINATION FOR FLIP CHIP PACKAGES Zhen Zhang, Charlie J Zhai, and Raj N Master Advanced Micro Devices, Inc. 1050 E. Arques Ave., Sunnyvale, CA 94085, USA Phone:

More information

On the failure path in shear-tested solder joints

On the failure path in shear-tested solder joints Microelectronics Reliability 47 (2007) 1300 1305 Research note On the failure path in shear-tested solder joints W.H. Moy, Y.-L. Shen * Department of Mechanical Engineering, University of New Mexico, Albuquerque,

More information

Effect of Encapsulation Materials on Tensile Stress during Thermo-Mechanical Cycling of Pb-Free Solder Joints

Effect of Encapsulation Materials on Tensile Stress during Thermo-Mechanical Cycling of Pb-Free Solder Joints Effect of Encapsulation Materials on Tensile Stress during Thermo-Mechanical Cycling of Pb-Free Solder Joints Maxim Serebreni, Dr. Nathan Blattau, Dr. Gilad Sharon, Dr. Craig Hillman DfR Solutions Beltsville,

More information

Journal of Science and Technology The Investigation of Die Back Edge Cracking in Flip Chip Ceramic Ball Grid Array Package (FC-CBGA)

Journal of Science and Technology The Investigation of Die Back Edge Cracking in Flip Chip Ceramic Ball Grid Array Package (FC-CBGA) The Investigation of Die Back Edge Cracking in Flip Chip Ceramic Ball Grid Array Package (FC-CBGA) Zainudin Kornain a, Azman Jalar a, Rozaidi Rasid b, a Institute of Microengineering and Nanoelectronics

More information

Thermomechanical Response of Anisotropically Conductive Film

Thermomechanical Response of Anisotropically Conductive Film Thermomechanical Response of Anisotropically Conductive Film Yung Neng Cheng, Shyong Lee and Fuang Yuan Huang Department of Mechanical Engineering National Central University, Chung-li, Taiwan shyong@cc.ncu.edu.tw

More information

Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis

Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis Dr. Roland Irsigler, emens AG Corporate Technology, CT T P HTC Outline TSV SOLID µbump Stacking TSV application FEA

More information

Characterization of Coined Solder Bumps on PCB Pads

Characterization of Coined Solder Bumps on PCB Pads Characterization of Coined Solder Bumps on PCB Pads Jae-Woong Nah, Kyung W. Paik, Won-Hoe Kim*, and Ki-Rok Hur** Department of Materials Sci. & Eng., Korea Advanced Institute of Science and Technology

More information

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic

More information

Measurement Note - Crack Detection Methods For Lead-free Solder Joints

Measurement Note - Crack Detection Methods For Lead-free Solder Joints 8. References [1] Dusek M, Hunt C, Crack detection methods for lead-free solder joints, April 2004, NPL Report MATC(A)164 [2] Dusek M, Wickham M, Hunt C. The impact of thermal cycle regime on the shear

More information

Research Article A Study on the Conductivity Variation of Au Coated Conductive Particles in ACF Packaging Process

Research Article A Study on the Conductivity Variation of Au Coated Conductive Particles in ACF Packaging Process Nanomaterials Volume 2015, Article ID 485276, 8 pages http://dx.doi.org/10.1155/2015/485276 Research Article A Study on the Conductivity Variation of Au Coated Conductive Particles in ACF Packaging Process

More information

Modeling Temperature Cycle Fatigue Life of Select SAC Solders

Modeling Temperature Cycle Fatigue Life of Select SAC Solders Modeling Temperature Cycle Fatigue Life of Select SAC Solders Michael Osterman Center for Advanced Life Cycle Engineering osterman@umd.edu Acknowledgement Special thanks the INEMI Pb-Free Alternative Solder

More information

THERMAL AND THERMOMECHANICAL ANALYSIS AND TESTING OF ELECTRONIC PACKAGING SYSTEMS

THERMAL AND THERMOMECHANICAL ANALYSIS AND TESTING OF ELECTRONIC PACKAGING SYSTEMS GUY V. CLATTERBAUGH and HARRY K. CHARLES, JR. THERMAL AND THERMOMECHANICAL ANALYSIS AND TESTING OF ELECTRONIC PACKAGING SYSTEMS A comprehensive thermal and mechanical modeling and experimentation program

More information

Comparison of thermo-mechanical behavior of lead-free copper and tin lead column grid array packages

Comparison of thermo-mechanical behavior of lead-free copper and tin lead column grid array packages Available online at www.sciencedirect.com Microelectronics Reliability 48 (8) 763 77 www.elsevier.com/locate/microrel Comparison of thermo-mechanical behavior of lead-free copper and tin lead column grid

More information

EFFECT OF INTERMETALLIC COMPOUNDS ON THERMO-MECHANICAL RELIABILITY OF LEAD-FREE SOLDER JOINTS IN SOLAR CELL ASSEMBLY

EFFECT OF INTERMETALLIC COMPOUNDS ON THERMO-MECHANICAL RELIABILITY OF LEAD-FREE SOLDER JOINTS IN SOLAR CELL ASSEMBLY International Journal of Mechanical Engineering (IJME) ISSN(P): 2319-2240; ISSN(E): 2319-2259 Vol. 4, Issue 6, Oct - Nov 2015, 29-38 IASET EFFECT OF INTERMETALLIC COMPOUNDS ON THERMO-MECHANICAL RELIABILITY

More information

CHARACTERISATION OF INTERFACIAL CRACKING IN MICROELECTRONIC PACKAGING

CHARACTERISATION OF INTERFACIAL CRACKING IN MICROELECTRONIC PACKAGING CHARACTERISATION OF INTERFACIAL CRACKING IN MICROELECTRONIC PACKAGING Ian McEnteggart Microelectronics Business Manager Instron Limited, Coronation Road, High Wycombe, Buckinghamshire HP12 3SY www.instron.com/microelectronics

More information

Welcome to SMTA Brazil Chapter Brook Sandy-Smith Dr. Ron Lasky Tim Jensen

Welcome to SMTA Brazil Chapter Brook Sandy-Smith Dr. Ron Lasky Tim Jensen Welcome to SMTA Brazil Chapter 2013 Presented by Authors Ivan Castellanos Edward Briggs Brook Sandy-Smith Dr. Ron Lasky Tim Jensen Advantages / Concerns HP testing Mechanical properties New work Area ratio

More information

EVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS

EVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS As originally published in the SMTA Proceedings. EVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS Fei Xie, Ph.D., Han Wu, Daniel F. Baldwin, Ph.D., Swapan Bhattacharya,

More information

BGA Package Underfilm for Autoplacement. Jan Danvir Tom Klosowiak

BGA Package Underfilm for Autoplacement. Jan Danvir Tom Klosowiak BGA Package Underfilm for Autoplacement Jan Danvir Tom Klosowiak NIST-ATP Acknowledgment Project Brief Microelectronics Manufacturing Infrastructure (October 1998) Wafer-Scale Applied Reworkable Fluxing

More information

RELIABILITY IMPACT OF COPPER-DOPED EUTECTIC TIN-LEAD BUMP AND ITS VOIDING UPON FLIP CHIP ASSEMBLIES

RELIABILITY IMPACT OF COPPER-DOPED EUTECTIC TIN-LEAD BUMP AND ITS VOIDING UPON FLIP CHIP ASSEMBLIES RELIABILITY IMPACT OF COPPER-DOPED EUTECTIC TIN-LEAD BUMP AND ITS VOIDING UPON FLIP CHIP ASSEMBLIES David Ihms and Shing Yeh Delphi Electronics & Safety Kokomo, IN, USA david.w.ihms@delphi.com and shing.yeh@delphi.com

More information

23 rd ASEMEP National Technical Symposium

23 rd ASEMEP National Technical Symposium THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,

More information

EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY

EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY As originally published in the SMTA Proceedings EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY Fei Xie, Ph.D. *, Daniel F. Baldwin, Ph.D. *, Han Wu *, Swapon Bhattacharya,

More information

Thermal cyclic test for Sn-4Ag-0.5Cu solders on high P Ni/Au and Ni/Pd/Au surface finishes

Thermal cyclic test for Sn-4Ag-0.5Cu solders on high P Ni/Au and Ni/Pd/Au surface finishes Journal of Mechanical Engineering and Sciences (JMES) ISSN (Print): 2289-4659; e-issn: 2231-8380; Volume 9, pp. 1572-1579, December 2015 Universiti Malaysia Pahang, Malaysia DOI: http://dx.doi.org/10.15282/jmes.9.2015.4.0152

More information

On the Crack and Delamination Risk Optimization of a Si-Interposer for LED Packaging

On the Crack and Delamination Risk Optimization of a Si-Interposer for LED Packaging On the Crack and Delamination Risk Optimization of a Si-Interposer for LED Packaging Auersperg, J. 1, Dudek, R. 1, Jordan, R. 2, Bochow-Neß, O. 2, Rzepka, S. 1, Michel, B. 1 1 Micro Materials Center at

More information

Board Level Reliability of BGA Multichip Modules

Board Level Reliability of BGA Multichip Modules Board Level Reliability of BGA Multichip Modules Robert Darveaux and Bhuvaneshwaran Vijayakumar Skyworks Solutions, Inc. Irvine, CA robert.darveaux@skyworksinc.com ABSTRACT The board level reliability

More information

Flip Chip Joining on FR-4 Substrate Using ACFs

Flip Chip Joining on FR-4 Substrate Using ACFs Flip Chip Joining on FR-4 Substrate Using ACFs Anne Seppälä, Seppo Pienimaa*, Eero Ristolainen Tampere University of Technology Electronics Laboratory P.O. Box 692 FIN-33101 Tampere Fax: +358 3 365 2620

More information

Laboratory of Applied Mechanics and Reliability: Research Activities

Laboratory of Applied Mechanics and Reliability: Research Activities Laboratory of Applied Mechanics and Reliability: Research Activities Experimental mechanics Static, cyclic & fatigue testing, uniaxial / biaxial test, climatic chamber (- 10 C to 250 C). Vibration testing

More information

Modelling Reliability of Power Electronics Modules Current Status and Future Challenges Prof Chris Bailey University of Greenwich

Modelling Reliability of Power Electronics Modules Current Status and Future Challenges Prof Chris Bailey University of Greenwich Modelling Reliability of Power Electronics Modules Current Status and Future Challenges Prof Chris Bailey University of Greenwich Department of Electrical and Electronic Engineering Contents University

More information

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,

More information

Future Electronic Devices Technology in Cosmic Space and Lead-free Solder Joint Reliability

Future Electronic Devices Technology in Cosmic Space and Lead-free Solder Joint Reliability The 22nd Microelectronics Work Future Electronic Devices Technology in Cosmic Space and Lead-free Solder Joint Reliability Key Points (1) High Speed Solder Ball Shear Test (2) Relationship between Surface

More information

White Paper 0.3mm Pitch Chip Scale Packages: Changes and Challenges

White Paper 0.3mm Pitch Chip Scale Packages: Changes and Challenges White Paper 0.3mm Pitch Chip Scale Packages: Changes and Challenges 0.3mm Pitch Chip Scale Packages: Changes and Challenges Industry Trend The movement to 0.3mm pitch in chip scale packages (CSPs) can

More information

LEAD-BASED solders have been used to provide electrical

LEAD-BASED solders have been used to provide electrical 38 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 30, NO. 1, FEBRUARY 2007 Effects of Phase Change of Pb-Free Flip-Chip Solders During Board-Level Interconnect Reflow Soonwan Chung, Zhenming Tang, and Seungbae

More information

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin Advanced Materials Research Centre (AMREC), SIRIM Berhad, Lot 34, Jalan Hi-Tech 2/3, Kulim

More information

Reliability Testing of Ni-Modified SnCu and SAC305 - Vibration. Keith Sweatman, Nihon Superior Joelle Arnold, DfR Solutions March 2008

Reliability Testing of Ni-Modified SnCu and SAC305 - Vibration. Keith Sweatman, Nihon Superior Joelle Arnold, DfR Solutions March 2008 Reliability Testing of Ni-Modified SnCu and SAC305 - Vibration Keith Sweatman, Nihon Superior Joelle Arnold, DfR Solutions March 2008 2004-2008 Previous Work Accelerated Life Testing of SN100C for Surface

More information

Growth of Intermetallic Compounds during Isothermal Annealing of a Sn-Ag-Cu Lead-free Solder

Growth of Intermetallic Compounds during Isothermal Annealing of a Sn-Ag-Cu Lead-free Solder Accepted for publication in Soldering & Surface Mount Technology, Emerald, United Kingdom, 2004, in press. Growth of Intermetallic Compounds during Isothermal Annealing of a Sn-Ag-Cu Lead-free Solder S.L.

More information

SIF2004 Structural Integrity and Fracture.

SIF2004 Structural Integrity and Fracture. Characterization Of Creep Behaviours Of Soldered Joints Of A Nano- Composite Solder And Of Lead-Free Sn-Ag-Bi And Sn60Pb40 Solders X. P. Zhang 1,2), Y. W. Mai 2, Y. W. Shi 3 and L. Ye 2 1 School of Mechanical

More information

The Effects of Aging on the Reliability of Lead Free Fine-Pitch Electronics Packaging. Jiawei Zhang

The Effects of Aging on the Reliability of Lead Free Fine-Pitch Electronics Packaging. Jiawei Zhang The Effects of Aging on the Reliability of Lead Free Fine-Pitch Electronics Packaging by Jiawei Zhang A dissertation submitted to the Graduate Faculty of Auburn University in partial fulfillment of the

More information

MEPTEC Semiconductor Packaging Technology Symposium

MEPTEC Semiconductor Packaging Technology Symposium MEPTEC Semiconductor Packaging Technology Symposium Advanced Packaging s Interconnect Technology Process Shift and Direction October 23, 2014 Jay Hayes- Director of Business Development -Bumping and Flip

More information

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA) Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA) Seung Wook Yoon, Yaojian Lin and Pandi C. Marimuthu STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 E-mail

More information

Best Practice Guide for Thermocycling and Reliability Assessment of Solder Joints

Best Practice Guide for Thermocycling and Reliability Assessment of Solder Joints Best Practice Guide for Thermocycling and Reliability Assessment of Solder Joints Miloš Dušek and Christopher Hunt July 2000 July 2000 Best Practice Guide for Thermocycling and Reliability Assessment of

More information

Flip Chip - Integrated In A Standard SMT Process

Flip Chip - Integrated In A Standard SMT Process Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical

More information

Plasma for Underfill Process in Flip Chip Packaging

Plasma for Underfill Process in Flip Chip Packaging Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015

More information

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test 1,2 Tan Cai

More information