Detection of Yield-Impacting Defects in SiC and GaN Materials used in the Power Device Market. R. Sappey, M. Raghunathan, A. Somanchi, T.

Size: px
Start display at page:

Download "Detection of Yield-Impacting Defects in SiC and GaN Materials used in the Power Device Market. R. Sappey, M. Raghunathan, A. Somanchi, T."

Transcription

1 Detection of Yield-Impacting Defects in SiC and GaN Materials used in the Power Device Market R. Sappey, M. Raghunathan, A. Somanchi, T. Pierson

2 AGENDA Integrated surface & photoluminescence defect detection MOCVD chamber mapping for defectivity Epi process monitoring Defect traceability to device yield Yield impact of substrate defects

3 AGENDA Integrated surface & photoluminescence defect detection MOCVD chamber mapping for defectivity Epi process monitoring Defect traceability to device yield Yield impact of substrate defects

4 Defect Inspection for Power Device Market GaN-based epitaxy materials substrate SiC-based materials integrated PL Defect inspection tool designed for GaN epi process control and accelerated MOCVD ramp Sensitivity to nm-scale and buried CMP scratches on SiC substrates Integrated surface defect detection and photoluminescence for SiC defects MOCVD batch mapping hillocks micropits Basal Plane Dislocation map industry need: classify yield-limiting defects and optimize MOCVD pocket design industry need: detect substrate scratches that impact subsequent MOCVD growth industry need: full-wafer mapping of PL stacking faults, and BPDs at production throughputs 4 KLA-Tencor Confidential - Internal Use Only

5 Defect Photoluminescence (PL) SiC defects known to PL under UV excitation 5 KLA-Tencor Confidential

6 Defect Photoluminescence (PL) SiC defects known to PL under UV excitation PL bar stacking faults PL triangles 6 KLA-Tencor Confidential UV ScN Candela - PL

7 BPD Detection and Mapping top yield and reliability killer for bipolar transistor devices high-purity BPD classification BPD wafer map NUV PL NUV PL high-purity BPD classification NUV PL near-uv PL images 370nm 410nm contrast is reversed because 4H-SiC PL is reduced when BPD/TDs are present NUV PL 7 KT confidential

8 AGENDA Integrated surface & photoluminescence defect detection MOCVD chamber mapping for defectivity Epi process monitoring Defect traceability to device yield Yield impact of substrate defects

9 MOCVD Chamber Mapping for Defectivity clear defect trends observed across MOCVD chamber potential temperature gradient across MOCVD pockets hillocks micropits 9 KLA-Tencor Confidential - Internal Use Only

10 MOCVD Chamber Mapping for Defectivity clear defect trends observed across MOCVD chamber potential temperature gradient across MOCVD pockets Additional 20% electrical yield loss hillocks micropits 10 KLA-Tencor Confidential - Internal Use Only

11 MOCVD Chamber Mapping for Defectivity clear defect trends observed across MOCVD chamber potential temperature gradient across MOCVD pockets hillocks micropits 11 KLA-Tencor Confidential - Internal Use Only

12 AGENDA Integrated surface & photoluminescence defect detection MOCVD chamber mapping for defectivity Epi process monitoring Defect traceability to device yield Yield impact of substrate defects

13 PL Defects on SiC Substrates Grain boundary PL Bright Spot PL Dislocations substrate crystallographic defects captured with NUV-PL around periphery of boule doping signature 13

14 SiC Substrate and Epitaxy known yield-impacting defects substrate epitaxy epitaxy Defect Yield impact Yield impact Defect Yield impact particles low mid high low mid high step bunching low mid high stains MOCVD droplets topographic defects surface carrots surface scratches carrots (PL) buried CMP scratches bulk crystalline micropipes grain boundaries (PL) macropits micropits substrate only surface triangles triangles (PL) buried stacking faults (PL) bar stacking faults (PL) TED (NUV PL) BPD (NUV PL) #1 reliability killer for bipolar transistor device 14

15 Thank You! questions or inquiries please contact

Process Control and Yield Management Strategies in HBLED Manufacturing

Process Control and Yield Management Strategies in HBLED Manufacturing Process Control and Yield Management Strategies in HBLED Manufacturing Srini Vedula, Mike VondenHoff, Tom Pierson, Kris Raghavan KLA-Tencor Corporation With the explosive growth in HBLED applications including

More information

Feature Article. Non-Destructive Evaluation of SiC wafer for Power Device Defect detection in μm~nm scale using optical analytical technique

Feature Article. Non-Destructive Evaluation of SiC wafer for Power Device Defect detection in μm~nm scale using optical analytical technique Feature Article Non-Destructive Evaluation of SiC wafer for Power Device Defect detection in μm~nm scale using optical analytical technique Nobuyuki NAKA Tomoya SHIMIZU Hiroki BABA Tomoko NUMATO Junichi

More information

Wolfspeed SiC and GaN Materials Catalog

Wolfspeed SiC and GaN Materials Catalog Wolfspeed SiC and GaN Materials Catalog Wolfspeed SiC and GaN Materials Industry-Leading Portfolio, Innovation and Scale Wolfspeed is a fully integrated materials supplier with the largest and most diverse

More information

Silicon Carbide Processing Technology: Issues and Challenges. Michael A. Capano School of ECE, Purdue University May, 2007

Silicon Carbide Processing Technology: Issues and Challenges. Michael A. Capano School of ECE, Purdue University May, 2007 Silicon Carbide Processing Technology: Issues and Challenges School of ECE, Purdue University May, 2007 Outline Introduction Epitaxial growth of 4H-SiC by hot-wall CVD (Si-face and C-face) 4H-SiC bipolar

More information

Background Statement for SEMI Draft Document 4806 New Standard: GUIDE TO DEFECTS FOUND ON MONOCRYSTALLINE SILICON CARBIDE SUBSTRATES

Background Statement for SEMI Draft Document 4806 New Standard: GUIDE TO DEFECTS FOUND ON MONOCRYSTALLINE SILICON CARBIDE SUBSTRATES Background Statement for SEMI Draft Document 4806 New Standard: GUIDE TO DEFECTS FOUND ON MONOCRYSTALLINE SILICON CARBIDE SUBSTRATES NOTICE: This background statement is not part of the balloted item.

More information

LED Production Yield Improvement Through Advanced In-Situ Metrology. Tom Thieme director marketing & sales

LED Production Yield Improvement Through Advanced In-Situ Metrology. Tom Thieme director marketing & sales LED Production Yield Improvement Through Advanced In-Situ Metrology Tom Thieme director marketing & sales 2 Outline - Introduction - In-situ metrology the concept - Up-time: fault detection and rapid root

More information

Silicon Carbide Substrates and Epitaxy

Silicon Carbide Substrates and Epitaxy MAT-CATALOG.00K Silicon Carbide Substrates and Epitaxy Product Specifications 4H Silicon Carbide Substrates N-type and Semi-Insulating 6H Silicon Carbide Substrates N-type N-type and P-type Epitaxy Subject

More information

Broad Scale Commercial Adoption in Lighting and Electric Power Applications. Defense & Homeland Security Early Adopters

Broad Scale Commercial Adoption in Lighting and Electric Power Applications. Defense & Homeland Security Early Adopters 1 #1 Our Mission Is To Develop Advanced Dual Use Materials Technologies to Support Defense and Homeland Security Needs and More Energy Efficient Lighting & Power Materials Technology Development Defense

More information

SiC crystal growth from vapor

SiC crystal growth from vapor SiC crystal growth from vapor Because SiC dissolves in Si and other metals can be grown from melt-solutions: Liquid phase epitaxy (LPE) Solubility of C in liquid Si is 0.029% at 1700oC high T process;

More information

Best Known Methods for Latent Reliability Defect Control in 90nm 14nm Semiconductor Fabs. David W. Price, Ph.D. Robert J. Rathert April, 2017

Best Known Methods for Latent Reliability Defect Control in 90nm 14nm Semiconductor Fabs. David W. Price, Ph.D. Robert J. Rathert April, 2017 Best Known Methods for Latent Reliability Defect Control in 90nm 14nm Semiconductor Fabs David W. Price, Ph.D. Robert J. Rathert April, 2017 Outline 1. Introduction 2. BKM s to Minimize Latent Reliability

More information

Tracking Dislocations in SiC Epitaxial Layers by UVPL Imaging

Tracking Dislocations in SiC Epitaxial Layers by UVPL Imaging The 5th International Symposium on Advanced Science and Technology of Silicon Materials (JSPS Si Symposium), Nov. 10-14, 2008, Kona, Hawaii, USA Tracking Dislocations in SiC Epitaxial Layers by UVPL Imaging

More information

Characterization of Epitaxial Layer Stacking Faults

Characterization of Epitaxial Layer Stacking Faults Perry, A 21 Annual Microelectronic Engineering Conference, May 2003 Characterization of Epitaxial Layer Stacking Faults Alexa M. Perry Abstract As device geometries shrink and customer demands for more

More information

Synchrotron X-Ray Topography Measurements on 4H-SiC Epitaxial Layer

Synchrotron X-Ray Topography Measurements on 4H-SiC Epitaxial Layer Synchrotron X-Ray Topography Measurements on 4H-SiC Epitaxial Layer Isaho KAMATA, Central Research Institute of Electric Power Industry (CRIEPI) Kamata@criepi.denken.or.jp Silicon carbide has excellent

More information

Q4 Known Goods Substrates Technical Report

Q4 Known Goods Substrates Technical Report Form Approved REPORT DOCUMENTATION PAGE OMB No. 74-188 The public reporting burden for this collection of information is estimated to average 1 hour per reponse, including the time for reviewing instructions,

More information

Applications for HFETs

Applications for HFETs Applications for HFETs Ga-face Quantum well is formed at the interface AlGaN GaN Buffer P SP P SP P PE -σ s +σ int 2DEG + ve φ b d σ comp AlGaN σ int E 0 GaN E c E F c-plane sapphire σ 2DEG σ surf Higher

More information

Bulk crystal growth. A reduction in Lg will increase g m and f oper but with some costs

Bulk crystal growth. A reduction in Lg will increase g m and f oper but with some costs Bulk crystal growth The progress of solid state device technology has depended not only on the development of device concepts but also on the improvement of materials. A reduction in Lg will increase g

More information

Imaging with Diffraction Contrast

Imaging with Diffraction Contrast Imaging with Diffraction Contrast Duncan Alexander EPFL-CIME 1 Introduction When you study crystalline samples TEM image contrast is dominated by diffraction contrast. An objective aperture to select either

More information

GaN on Si Manufacturing Excellency in CMOS Foundry Fab

GaN on Si Manufacturing Excellency in CMOS Foundry Fab GaN on Si Manufacturing Excellency in CMOS Foundry Fab Paul Chu Oct. 2016 Agenda 1. GaN Device Offering 2. GaN Production 3. GaN MoCVD Manufacturability 4. Yield Improvement 5. Summary 2 l GaN superiority

More information

ECCI of AlGaN/GaN HEMT structures grown on Si

ECCI of AlGaN/GaN HEMT structures grown on Si ECCI of AlGaN/GaN HEMT structures grown on Si D. Thomson 1, G. Naresh-Kumar 1, B. Hourahine 1, C. Trager-Cowan 1, P. Wright 2 and T. Martin 2 1 Dept. Of Physics, SUPA, University of Strathclyde, Glasgow

More information

200mm Next Generation MEMS Technology update. Florent Ducrot

200mm Next Generation MEMS Technology update. Florent Ducrot 200mm Next Generation MEMS Technology update Florent Ducrot The Most Exciting Industries on Earth Semiconductor Display Solar 20,000,000x reduction in COST PER TRANSISTOR in 30 years 1 20x reduction in

More information

High Performance AlGaN Heterostructure Field-Effect Transistors

High Performance AlGaN Heterostructure Field-Effect Transistors Kyma Inc. Contract ABR DTD 1/8/07; Prime: FA8650-06-C-5413 1 High Performance AlGaN Heterostructure Field-Effect Transistors Program Objectives The primary objectives of this program were to develop materials

More information

Optical pumping and final metal investigation

Optical pumping and final metal investigation Optical pumping and final metal investigation FLOORS Optical pumping of unstressed device Optical pumping of stressed device Stressing points Trap analysis t=0, As Built t>0, Degradation Final Metal Study

More information

Enabling Solid State Lighting through Advancements in MOCVD Technology

Enabling Solid State Lighting through Advancements in MOCVD Technology Enabling Solid State Lighting through Advancements in MOCVD Technology Kenny Sun, Ph.D Director of Technology Taiwan Technology Center Veeco Taiwan Inc. LED Lighting at the Cusp of Mass Adoption LED Output/Package

More information

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior

More information

THE NEXT GENERATION OF GERMANIUM SUBSTRATES: EXPOGER

THE NEXT GENERATION OF GERMANIUM SUBSTRATES: EXPOGER THE NEXT GENERATION OF GERMANIUM SUBSTRATES: EXPOGER Pieter Arickx (1), Rufi Kurstjens (1), Wim Geens (1), Kristof Dessein (1) (1) Umicore Electro-Optic Materials, Watertorenstraat 33 B2250 Olen (Belgium),

More information

ANALYTICAL SERVICES X-RAY SCATTERING ATOM PROBE TOMOGRAPHY RAMAN SPECTROSCOPY TIME-OF- FLIGHT SECONDARY ION MASS SPECTROMETRY FOCUSED ION BEAM (FIB)

ANALYTICAL SERVICES X-RAY SCATTERING ATOM PROBE TOMOGRAPHY RAMAN SPECTROSCOPY TIME-OF- FLIGHT SECONDARY ION MASS SPECTROMETRY FOCUSED ION BEAM (FIB) FRAUNHOFER INSTITUTE FOR PHOTONIC MICROSYSTEMS C ENTER N ANOELECTRONIC TECHNOLOGIES (CNT) Fraunhofer IPMS Center Nanoelectronic Technologies (CNT) Königsbrücker Str. 180 01099 Dresden I Germany www.cnt.fraunhofer.de

More information

Growth of 3C-SiC via a hot-wall CVD reactor

Growth of 3C-SiC via a hot-wall CVD reactor University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School 2006 Growth of 3C-SiC via a hot-wall CVD reactor Suzie Harvey University of South Florida Follow this and additional

More information

Semiconductors. The essential materials for microelectronics technology A key property: conductivity (or resistivity) - large dynamic range

Semiconductors. The essential materials for microelectronics technology A key property: conductivity (or resistivity) - large dynamic range Semiconductors The essential materials for microelectronics technology A key property: conductivity (or resistivity) - large dynamic range - controllable (or engineerable) Example of controllable conductivity

More information

Physics and Material Science of Semiconductor Nanostructures

Physics and Material Science of Semiconductor Nanostructures Physics and Material Science of Semiconductor Nanostructures PHYS 570P Prof. Oana Malis Email: omalis@purdue.edu Today Bulk semiconductor growth Single crystal techniques Nanostructure fabrication Epitaxial

More information

SOI: Challenges and Solutions to Increasing Yield in an Ultrathin Age

SOI: Challenges and Solutions to Increasing Yield in an Ultrathin Age New S U B S TIdeas R A T E Sfor New Materials SOI: Challenges and Solutions to Increasing Yield in an Ultrathin Age Christophe Maleville and George Celler, Soitec Silicon-on-insulator (SOI) wafers are

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION Grains and grain boundaries in highly crystalline monolayer molybdenum disulphide Supplementary Figure S1: Commonly-observed shapes in MoS 2 CVD. Optical micrographs of various CVD MoS2 crystal shapes

More information

MOCVD Technology for LED

MOCVD Technology for LED MOCVD Technology for LED Prof. Dr.-Ing. Michael Heuken Vice President Corporate Research and Development AIXTRON AG, Fon: +49 (241) 8909-154, Fax: +49 (241) 8909-149, Email: M.Heuken@AIXTRON.com RWTH Aachen,

More information

SPI Supplies Brand MgO Magnesium Oxide Single Crystal Substrates, Blocks, and Optical Components

SPI Supplies Brand MgO Magnesium Oxide Single Crystal Substrates, Blocks, and Optical Components SPI Supplies Brand MgO Magnesium Oxide Single Crystal Substrates, Blocks, and Optical Components Used by high temperature thin film superconductor researchers worldwide! Purity better than 99.9%! Choose

More information

Critical Considerations for Metrology and Inspection in Solar Manufacturing. Jeff Donnelly, Group VP - Growth & Emerging Markets July 2011

Critical Considerations for Metrology and Inspection in Solar Manufacturing. Jeff Donnelly, Group VP - Growth & Emerging Markets July 2011 Critical Considerations for Metrology and Inspection in Solar Manufacturing Jeff Donnelly, Group VP - Growth & Emerging Markets July 2011 Outline Process Control in Manufacturing Solar PV Trends Benefits

More information

Epitaxial Growth of Semiconductor Nanostructures

Epitaxial Growth of Semiconductor Nanostructures Epitaxial Growth of Semiconductor Nanostructures Hoe Tan (hoe.tan@anu.edu.au) Dept. of Electronic Materials Engineering Research School of Physics and Engineering The Australian National University Applications

More information

Crystal defects in SiC wafers and a new X-ray topography system

Crystal defects in SiC wafers and a new X-ray topography system Technical articles Crystal defects in SiC wafers and a new X-ray topography system Kazuhiko Omote* 1. Introduction High-voltage and high-ef ciency power devices are in strong demand as a way of decreasing

More information

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle Lecture 12 Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12 Evaporation and Sputtering (Metalization) Evaporation For all devices, there is a need to go from semiconductor to metal.

More information

New Applications of CMP for Non-Traditional Semiconductor Manufacturing. Robert L. Rhoades, Ph.D. Entrepix, Inc.

New Applications of CMP for Non-Traditional Semiconductor Manufacturing. Robert L. Rhoades, Ph.D. Entrepix, Inc. New Applications of CMP for Non-Traditional Semiconductor Manufacturing Robert L. Rhoades, Ph.D. Entrepix, Inc. Outline Introduction New Applications of CMP MEMS Non-CMOS Devices New Materials Epitaxial

More information

Molecular Beam Deposition of Low-Resistance Polycrystalline InAs

Molecular Beam Deposition of Low-Resistance Polycrystalline InAs Molecular Beam Deposition of Low-Resistance Polycrystalline InAs D. Scott, M. Urteaga, N. Parthasarathy, J.H. English and M.J.W. Rodwell Department of Electrical and Computer Engineering University of

More information

GaN-on-Si opportunity for extending the life of CMOS silicon fabs?

GaN-on-Si opportunity for extending the life of CMOS silicon fabs? 78 GaN-on-Si opportunity for extending the life of CMOS silicon fabs? Announcements of gallium nitride light-emitting diode samples produced on silicon in 150mm and 200mm facilities gives hope for others.

More information

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi

More information

Cu/low κ. Voids, Pits, and Copper

Cu/low κ. Voids, Pits, and Copper Cu/low κ S P E C I A L s, Pits, and Copper Judy B Shaw, Richard L. Guldi, Jeffrey Ritchison, Texas Instruments Incorporated Steve Oestreich, Kara Davis, Robert Fiordalice, KLA-Tencor Corporation As circuit

More information

Evaluation of 4 Fe-doped InP wafers using a scanning photoluminescence technique

Evaluation of 4 Fe-doped InP wafers using a scanning photoluminescence technique Evaluation of 4 Fe-doped InP wafers using a scanning photoluminescence technique M Fukuzawa, M Suzuki and M Yamada Presented at the 8th International Conference on Electronic Materials (IUMRS-ICEM 2002,

More information

Evaluation of Copper CMP Process Characterization Wafers

Evaluation of Copper CMP Process Characterization Wafers SKW Associates, Inc. Evaluation of Copper CMP Process Characterization Wafers SKW6-3 & SKW6-5 SooKap Hahn Jan 15, 2005 Polish Proposal 1 Planned Polishing: Week of Dec 20 th Customer: SKW Associates Inc.

More information

Czochralski Crystal Growth

Czochralski Crystal Growth Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling

More information

much research (in physics, chemistry, material science, etc.) have been done to understand the difference in materials properties.

much research (in physics, chemistry, material science, etc.) have been done to understand the difference in materials properties. 1.1: Introduction Material science and engineering Classify common features of structure and properties of different materials in a well-known manner (chemical or biological): * bonding in solids are classified

More information

Practical 2P8 Transmission Electron Microscopy

Practical 2P8 Transmission Electron Microscopy Practical 2P8 Transmission Electron Microscopy Originators: Dr. N.P. Young and Prof. J. M. Titchmarsh What you should learn from this practical Science This practical ties-in with the lecture course on

More information

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi

More information

Practical 2P8 Transmission Electron Microscopy

Practical 2P8 Transmission Electron Microscopy Practical 2P8 Transmission Electron Microscopy Originators: Dr. M. L. Jenkins and Prof. J. M. Titchmarsh What you should learn from this practical Science This practical ties-in with the lecture course

More information

III III a IIOI OlD IIO OlD 110 II II III lulu II OI IIi

III III a IIOI OlD IIO OlD 110 II II III lulu II OI IIi (19) United States III III a IIOI OlD IIO 1101 100 1101 OlD 110 II II III lulu II OI IIi US 20060270076A1 (12) Patent Application Publication (10) Pub. No.: US 2006/0270076 Al Imer et al. (43) Pub. Date:

More information

Chapter 4: Imperfections (Defects) in Solids

Chapter 4: Imperfections (Defects) in Solids Chapter 4: Imperfections (Defects) in Solids ISSUES TO ADDRESS... What types of defects exist in solids? How do defects affect material properties? Can the number and type of defects be varied and controlled?

More information

Nucleation and growth of nanostructures and films. Seongshik (Sean) Oh

Nucleation and growth of nanostructures and films. Seongshik (Sean) Oh Nucleation and growth of nanostructures and films Seongshik (Sean) Oh Outline Introduction and Overview 1. Thermodynamics and Kinetics of thin film growth 2. Defects in films 3. Amorphous, Polycrystalline

More information

Lecture 3 HETEROGENEOUS SYSTEMS

Lecture 3 HETEROGENEOUS SYSTEMS Lecture 3 HETEROGENEOUS SYSTEMS Why heterogeneous systems Increasing development costs / node Cost/gate has stalled Diminishing margins for conventional chips Heterogeneous systems A chip having more than

More information

INTEGRATED-CIRCUIT TECHNOLOGY

INTEGRATED-CIRCUIT TECHNOLOGY INTEGRATED-CIRCUIT TECHNOLOGY 0. Silicon crystal growth and wafer preparation 1. Processing Steps 1.1. Photolitography 1.2. Oxidation 1.3. Layer Deposition 1.4. Etching 1.5. Diffusion 1.6 Backend: assembly,

More information

GROWTH OF SIC SUBSTRATES

GROWTH OF SIC SUBSTRATES International Journal of High Speed Electronics and Systems Vol. 16, NO. 3 (2006) 751-777 @ World Scientific Publishing Company World Scientific www.worldscientific.com GROWTH OF SIC SUBSTRATES ADRIAN

More information

NUMERICAL SIMULATION OF SIC PROCESSES : A CHARACTERIZATION TOOL FOR THE DESIGN OF EPITAXIAL STRUCTURES IN ELECTRONICS

NUMERICAL SIMULATION OF SIC PROCESSES : A CHARACTERIZATION TOOL FOR THE DESIGN OF EPITAXIAL STRUCTURES IN ELECTRONICS NUMERICAL SIMULATION OF SIC PROCESSES : A CHARACTERIZATION TOOL FOR THE DESIGN OF EPITAXIAL STRUCTURES IN ELECTRONICS Michel PONS Institut National Polytechnique de Grenoble CNRS - France Elisabeth BLANQUET,

More information

Detrimental effects of dislocations II

Detrimental effects of dislocations II Detrimental effects of dislocations II Band diagram around a charged dislocation e - - - - - - - - Charged dislocation line Electrons get scattered by charged dislocations Mobility vs. sheet charge in

More information

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley Microstructure of Electronic Materials Amorphous materials Single-Crystal Material 1 The Si Atom The Si Crystal diamond structure High-performance semiconductor devices require defect-free crystals 2 Crystallographic

More information

High-resolution electron microscopy of grain boundary structures in yttria-stabilized cubic zirconia

High-resolution electron microscopy of grain boundary structures in yttria-stabilized cubic zirconia Mat. Res. Soc. Symp. Proc. Vol. 654 2001 Materials Research Society High-resolution electron microscopy of grain boundary structures in yttria-stabilized cubic zirconia K. L. Merkle, L. J. Thompson, G.-R.

More information

Recent progress in SiC single crystal wafer technology

Recent progress in SiC single crystal wafer technology The 5th International Symposium on Advanced Science and Technology of Silicon Materials (JSPS Si Symposium), Nov. 10-14, 2008, Kona, Hawaii, USA Recent progress in SiC single crystal wafer technology Noboru

More information

CMP Solutions for 10nm and Beyond: Breaking trade-offs in the Planarization / Defect Balance

CMP Solutions for 10nm and Beyond: Breaking trade-offs in the Planarization / Defect Balance SMC Korea May 18, 2016 CMP Solutions for 10nm and Beyond: Breaking trade-offs in the Planarization / Defect Balance Marty W. DeGroot Global R&D Director, CMP Technologies, The Dow Chemical Company Key

More information

Planar Defects in Materials. Planar Defects in Materials

Planar Defects in Materials. Planar Defects in Materials Classification of Defects in Solids: Planar defects: Stacking faults o {311} defects in Si o Inversion domain boundaries o Antiphase boundaries (e.g., super dislocations): analogous to partials but in

More information

Point Defects. Vacancies are the most important form. Vacancies Self-interstitials

Point Defects. Vacancies are the most important form. Vacancies Self-interstitials Grain Boundaries 1 Point Defects 2 Point Defects A Point Defect is a crystalline defect associated with one or, at most, several atomic sites. These are defects at a single atom position. Vacancies Self-interstitials

More information

Adam R. Boyd, Arthur Beckers, Martin Eickelkamp, Assad Alam, Michael Heuken

Adam R. Boyd, Arthur Beckers, Martin Eickelkamp, Assad Alam, Michael Heuken AIXTRON s MOCVD Technology Breakthrough For Micro LED High Volume Manufacturing Adam R. Boyd, Arthur Beckers, Martin Eickelkamp, Assad Alam, Michael Heuken AIXTRON SE, Herzogenrath, Germany Micro LED Display

More information

CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3 Crystal Growth, Si Wafers- Chapter 3 z a C y B z a y Crystal Structure z a y Crystals are characterized by a unit cell which

More information

Behavior and effects of fluorine in annealed n polycrystalline silicon layers on silicon wafers

Behavior and effects of fluorine in annealed n polycrystalline silicon layers on silicon wafers JOURNAL OF APPLIED PHYSICS VOLUME 87, NUMBER 10 15 MAY 2000 Behavior and effects of fluorine in annealed n polycrystalline silicon layers on silicon wafers C. D. Marsh a) Department of Materials, University

More information

AlGaN/GaN HFETs on 100 mm Silicon Substrates for Commercial Wireless Applications

AlGaN/GaN HFETs on 100 mm Silicon Substrates for Commercial Wireless Applications Materials Technology Using Si as a substrate material for GaN based devices enables a variety of applications and manufacturing technologies. The 100 mm Si substrate platform allows use of larger state-of-the-art

More information

SUBLIMATION GROWTH OF ALN BULK CRYSTALS AND HIGH- SPEED CVD GROWTH OF SIC EPILAYERS, AND THEIR CHARACTERIZATION

SUBLIMATION GROWTH OF ALN BULK CRYSTALS AND HIGH- SPEED CVD GROWTH OF SIC EPILAYERS, AND THEIR CHARACTERIZATION SUBLIMATION GROWTH OF ALN BULK CRYSTALS AND HIGH- SPEED CVD GROWTH OF SIC EPILAYERS, AND THEIR CHARACTERIZATION by PENG LU B. S., Beijing University of Chemical Technology, 1999 M.S., Kansas State University,

More information

Structural Analysis in Low-V-defect Blue and Green GaInN/GaN Light Emitting Diodes

Structural Analysis in Low-V-defect Blue and Green GaInN/GaN Light Emitting Diodes Mater. Res. Soc. Symp. Proc. Vol. 1040 2008 Materials Research Society 1040-Q03-02 Structural Analysis in Low-V-defect Blue and Green GaInN/GaN Light Emitting Diodes Mingwei Zhu 1,2, Theeradetch Detchprohm

More information

J.H. Edgar, Z. Gu, and K. Taggart, Kansas State University, Department of Chemical Engineering, Durland Hall, Manhattan, KS

J.H. Edgar, Z. Gu, and K. Taggart, Kansas State University, Department of Chemical Engineering, Durland Hall, Manhattan, KS Mater. Res. Soc. Symp. Proc. Vol. 892 2006 Materials Research Society 0892-FF21-02.1 Oxidation of Aluminum Nitride for Defect Characterization J.H. Edgar, Z. Gu, and K. Taggart, Kansas State University,

More information

Relation between Microstructure and 2DEG Properties of AlGaN/GaN Structures

Relation between Microstructure and 2DEG Properties of AlGaN/GaN Structures 2. Experimental The AlGaN/GaN structures have been grown by low-pressure metalorganic vapor phase epitaxy (LP-MOVPE) on c-plane sapphire substrates [2], using ammonia, TMGa and TMAl as precursors. After

More information

SiC high voltage device development

SiC high voltage device development SiC high voltage device development 2006. 11. 30 KERI Power Semiconductor Group outline 1. Device design & simulation for power devices 2. SiC power diode process development Ion implantation & activation

More information

EFFECT OF CRYSTALORIENTATIONIN OXIDATION PROCESS OF VLSI FABRICATION

EFFECT OF CRYSTALORIENTATIONIN OXIDATION PROCESS OF VLSI FABRICATION International Journal of Research in Engineering, Technology and Science, Volume VII, Special Issue, Feb 2017 www.ijrets.com, editor@ijrets.com, ISSN 2454-1915 EFFECT OF CRYSTALORIENTATIONIN OXIDATION

More information

Preparation and characterization of solid-state sintered aluminum-doped zinc oxide with different alumina contents

Preparation and characterization of solid-state sintered aluminum-doped zinc oxide with different alumina contents Bull. Mater. Sci., Vol. 34, No. 3, June 2011, pp. 477 482. c Indian Academy of Sciences. Preparation and characterization of solid-state sintered aluminum-doped zinc oxide with different alumina contents

More information

The Effect of Annealing Heat Treatment on Structural and Optical Properties of Ce-doped ZnO Thin Films

The Effect of Annealing Heat Treatment on Structural and Optical Properties of Ce-doped ZnO Thin Films 4th International Conference on Computer, Mechatronics, Control and Electronic Engineering (ICCMCEE 2015) The Effect of Annealing Heat Treatment on Structural and Optical Properties of Ce-doped Thin Films

More information

Lecture 22: Integrated circuit fabrication

Lecture 22: Integrated circuit fabrication Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................

More information

Faceted inversion domain boundary in GaN films doped with Mg

Faceted inversion domain boundary in GaN films doped with Mg Faceted inversion domain boundary in GaN films doped with Mg L. T. Romano* and J.E. Northrup Xerox Palo Alto Research Center, 3333 Coyote Hill Road, Palo Alto, CA 94304 A. J. Ptak and T.H. Myers Department

More information

ZnO thin film deposition on sapphire substrates by chemical vapor deposition

ZnO thin film deposition on sapphire substrates by chemical vapor deposition ZnO thin film deposition on sapphire substrates by chemical vapor deposition Zhuo Chen 1, T. Salagaj 2, C. Jensen 2, K. Strobl 2, Mim Nakarmi 1, and Kai Shum 1, a 1 Physics Department, Brooklyn College

More information

Silicon-on-insulator (SOI) was developed in the

Silicon-on-insulator (SOI) was developed in the 66 Silicon-on-insulator substrates for compound semiconductor applications Mike Cooke reports on research developments reaching towards high-power electronics and infrared optical communications. Silicon-on-insulator

More information

DEFECTS IN SILICON-GERMANIUM STRAINED EPITAXIAL LAYERS MARK DYNNA. A Thesis. Submitted to the School of Graduate Studies.

DEFECTS IN SILICON-GERMANIUM STRAINED EPITAXIAL LAYERS MARK DYNNA. A Thesis. Submitted to the School of Graduate Studies. DEFECTS IN SILICON-GERMANIUM STRAINED EPITAXIAL LAYERS By MARK DYNNA A Thesis Submitted to the School of Graduate Studies in Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy

More information

Molecular Beam Epitaxy (MBE) BY A.AKSHAYKRANTH JNTUH

Molecular Beam Epitaxy (MBE) BY A.AKSHAYKRANTH JNTUH Molecular Beam Epitaxy (MBE) BY A.AKSHAYKRANTH JNTUH CONTENTS Introduction What is Epitaxy? Epitaxy Techniques Working Principle of MBE MBE process & Epitaxial growth Working conditions Operation Control

More information

Understanding and Reducing Copper Defects

Understanding and Reducing Copper Defects Understanding and Reducing Copper Defects Most high-performance logic manufacturers are by now developing, piloting or producing copper-based circuits. There are a number of companies that introduced copper

More information

Supplementary Materials for

Supplementary Materials for advances.sciencemag.org/cgi/content/full/4/8/eaat4712/dc1 Supplementary Materials for In situ manipulation and switching of dislocations in bilayer graphene Peter Schweizer, Christian Dolle, Erdmann Spiecker*

More information

POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING

POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING Souvik Banerjee, Andrea Via and Harlan F. Chung EcoSnow Systems Inc. Livermore, CA Robert Small and

More information

EE CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

EE CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a 1 EE 1 FALL 1999-00 CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3 z a B Crystal Structure z a z a C y y y A x x Cubic BCC FCC x Crystals are characterized by a unit cell

More information

2Dlayer Product Catalog

2Dlayer Product Catalog 2Dlayer Product Catalog Your idea, Our materials! We provide solutions, not just materials. Tel.: 1-919-228-9662 Email: info@2dlayer.com URL: http://2dlayer.com We accept purchase orders and all kinds

More information

Some Aspects of Sublimation Growth of SiC Ingots p. 41 Growth of Highly Aluminum-Doped p-type 6H-SiC Single Crystals by the Modified Lely Method

Some Aspects of Sublimation Growth of SiC Ingots p. 41 Growth of Highly Aluminum-Doped p-type 6H-SiC Single Crystals by the Modified Lely Method SiC Bulk Growth Large Diameter, Low Defect Silicon Carbide Boule Growth p. 3 SiC Single Crystal Growth by Sublimation: Experimental and Numerical Results p. 7 Impact of SiC Source Material on Temperature

More information

Vol. 121 (2012) ACTA PHYSICA POLONICA A No. 4

Vol. 121 (2012) ACTA PHYSICA POLONICA A No. 4 Vol. 121 (2012) ACTA PHYSICA POLONICA A No. 4 Proceedings of the 9th National Symposium of Synchrotron Radiation Users, Warsaw, September 2627, 2011 Topographic and Reectometric Investigation of Crystallographic

More information

Pattern Dependent Satellite Defects in Via Lithography

Pattern Dependent Satellite Defects in Via Lithography Pattern Dependent Satellite Defects in Via Lithography Chih-Chieh Yu*, Mars Yang, Elvis Yang, T. H. Yang, K. C. Chen and Chih-Yuan Lu Macronix International Co. Ltd, No. 16, Li-Hsin Rd., Science Park,

More information

TEM Study of the Morphology Of GaN/SiC (0001) Grown at Various Temperatures by MBE

TEM Study of the Morphology Of GaN/SiC (0001) Grown at Various Temperatures by MBE TEM Study of the Morphology Of GaN/SiC (0001) Grown at Various Temperatures by MBE W.L. Sarney 1, L. Salamanca-Riba 1, V. Ramachandran 2, R.M Feenstra 2, D.W. Greve 3 1 Dept. of Materials & Nuclear Engineering,

More information

Changes in Microstructure of Al/AlN Interface during Thermal Cycling

Changes in Microstructure of Al/AlN Interface during Thermal Cycling Materials Transactions, Vol. 49, No. 12 (2008) pp. 2808 to 2814 #2008 The Japan Institute of Metals Changes in Microstructure of / Interface during Thermal Cycling Yoshiyuki Nagatomo 1, Takeshi Kitahara

More information

APPLICATION OF SCANNING MID-IR-LASER MICROSCOPY FOR CHARACTERIZATION OF SEMICONDUCTOR MATERIALS FOR PHOTOVOLTAICS

APPLICATION OF SCANNING MID-IR-LASER MICROSCOPY FOR CHARACTERIZATION OF SEMICONDUCTOR MATERIALS FOR PHOTOVOLTAICS APPLICATION OF SCANNING MID-IR-LASER MICROSCOPY FOR CHARACTERIZATION OF SEMICONDUCTOR MATERIALS FOR PHOTOVOLTAICS V. P. Kalinushkin, O. V. Astafiev i, and V. A. Yuryev General Physics Institute of RAS,

More information

I. GaAs Material Properties

I. GaAs Material Properties I. GaAs Material Properties S. Kayali GaAs is a III V compound semiconductor composed of the element gallium (Ga) from column III and the element arsenic (As) from column V of the periodic table of the

More information

Chapter 3 CMOS processing technology

Chapter 3 CMOS processing technology Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),

More information

Test Methods for Contactless Carrier Recombination Lifetime in Silicon Wafers, Blocks, and Ingots

Test Methods for Contactless Carrier Recombination Lifetime in Silicon Wafers, Blocks, and Ingots Test Methods for Contactless Carrier Recombination Lifetime in Silicon Wafers, Blocks, and Ingots Ronald A. Sinton Sinton Instruments, Inc. Boulder, Colorado USA SEMI Standards Meeting Hamburg, 21 September,

More information

Micromachining AMT 2505

Micromachining AMT 2505 Micromachining AMT 2505 Shanmuga Raja.B (BVB0912004) Module leader : Mr. Raja Hussain Introduction Micromachining are inherently connected to the evolution of Micro Electro Mechanical Systems (MEMS). Decades

More information

EE 330 Lecture 9. IC Fabrication Technology Part 2

EE 330 Lecture 9. IC Fabrication Technology Part 2 EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this

More information

Materials Aspects of GaAs and InP Based Structures

Materials Aspects of GaAs and InP Based Structures AT&T Materials Aspects of GaAs and InP Based Structures V. Swaminathan AT&T Belt Laboratories Breinigsvil/e, Pennsylvania A. T. Macrander Argonne National Laboratory Argonne, Illinois m Prentice Hall,

More information

Crystallographic Characterization of GaN Nanowires by Raman Spectral Image Mapping

Crystallographic Characterization of GaN Nanowires by Raman Spectral Image Mapping Crystallographic Characterization of GaN Nanowires by Raman Spectral Image Mapping Heerad Farkhoor, Adam Schwartzberg, Jeffrey Urban August 12, 2009 Abstract Obtaining structural information of nano-structured

More information

Virtus module -From Superior Ingot to Excellent Modules

Virtus module -From Superior Ingot to Excellent Modules Virtus module -From Superior Ingot to Excellent Modules Outline Introduction of Virtus ingot manufacture Characteristics of modules of Virtus I (Compared to mono crystalline modules) Characteristics of

More information