III-V Integrated Circuit Fabrication Technology

Size: px
Start display at page:

Download "III-V Integrated Circuit Fabrication Technology"

Transcription

1 III-V Integrated Circuit Fabrication Technology Shiban Tiku Dhrubes Biswas

2

3 III-V Integrated Circuit Fabrication Technology

4

5 III-V Integrated Circuit Fabrication Technology Shiban Tiku Dhrubes Biswas

6 Published by Pan Stanford Publishing Pte. Ltd. Penthouse Level, Suntec Tower 3 8 Temasek Boulevard Singapore editorial@panstanford.com Web: British Library Cataloguing-in-Publication Data A catalogue record for this book is available from the British Library. III V Integrated Circuit Fabrication Technology Copyright 2016 by Pan Stanford Publishing Pte. Ltd. All rights reserved. This book, or parts thereof, may not be reproduced in any form or by any means, electronic or mechanical, including photocopying, recording or any information storage and retrieval system now known or to be invented, without written permission from the publisher. For photocopying of material in this volume, please pay a copying fee through the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, USA. In this case permission to photocopy is not required from the publisher. ISBN (Hardcover) ISBN (ebook) Printed in the USA

7 Contents Preface Acknowledgments xxiii xxvii 1. Semiconductor Basics Introduction GaAs Device Applications GaAs Crystal Structure Bonding in III V Semiconductors Bonding in a Doped Crystal Energy Band Structure Band Structure and Mobility Free Carrier Concentration and Fermi Level Energy Levels in Doped Semiconductors Impurities in GaAs Specific impurities Crystal Defects Point Defects Dislocations Other Defects Other Properties GaAs Devices p n and Metal Semiconductor Junctions p n Junction Physics I V characteristics Space charge and junction capacitance Metal Semiconductor Junctions Junction physics Junction characteristics MESFETs Basic MESFETs Low-Noise FETs FETs for Digital Logic Circuits 51

8 vi Contents 2.3 HEMTs and PHEMTs Device Operation Bipolar Junction Transistors Phenomenological Description of the BJT Current Voltage Characteristics of a BJT HBT Principles of Operation Basic Transport Equations Current Gain and Injection Efficiency Figures of Merit for HBTs PIN Diodes IMPATT Read-Type IMPATT Gunn Diodes MOSFET Metal Insulator Semiconductor Devices I V Characteristics Remarks on Applications Phase Diagrams and Crystal Growth of Compound Semiconductors Phase Diagrams Introduction Phase Diagram Types Isomorphous phase diagram Eutectic diagrams Peritectic diagrams Congruent Transformation Crystal Growth Starting Materials and Compounding Method Single-Crystal Growth Bridgman/gradient freeze technique Liquid-encapsulated Czochralski method Vertical boat and vertical gradient freeze methods 89

9 Contents vii Vapor pressure controlled Czochralski method InP Crystal Growth Doping and Resistivity Control n- and p-type Crystals Epitaxy Liquid-Phase Epitaxy Vapor-Phase Epitaxy System Configuration VPE Chemistries for GaAs Substrate orientation Halide process Ga AsCl 3 H Hydride process Ga AsH 3 HCl H MOCVD Process control and mechanisms MOCVD sources Doping HBT growth Volume production Specific materials Selective epitaxy In situ monitoring of epigrowth Molecular Beam Epitaxy System Description MBE Sources RHEED intensity oscillation Specific Materials AlGaAs InGaAs InGaAlAs GaN and related alloys Doping HBT Growth AlGaAs HBT InGaP HBT 127

10 viii Contents InP HBT GaN HBT PHEMTs Atomic Layer Epitaxy GaAs on Silicon Substrates Epilayer Characterization Concluding Remarks Photolithography Introduction Mask Making Basics of Printing/Imaging Typical Etch Photoresist Process Lift-Off Photoresist Process Photoresist Resolution and Contrast Sensitivity Optical Photoresist Reaction Mechanism Image Reversal of a Positive Photoresist Negative Resists Resolution Improvement Physics of Photolithograpy Diffraction Step and Repeat Projection Aligner Pattern Registration Resist Processing Prebake Dehydration Adhesion Promoter Resist Coating Soft Bake Exposure Standing Waves and Other Interference Effects Developing De-scum Postbake Stripping Electron Beam Lithography X-Ray Lithography Process Monitoring 166

11 Contents ix Optical Systems SEM Advanced Photolithography Techniques Wet Etching, Cleaning, and Passivation Introduction Wet Etch Advantages Wet Etch Disadvantages GaAs Etching Basics Mechanism GaAs Etch Chemical Systems Hydrogen Peroxide Based Etches H 2 SO 4 :H 2 O 2 :H 2 O system H 3 PO 4 :H 2 O 2 :H 2 O system Citric acid system (C 3 H 4 (OH) (COOH) 3 H 2 O:H 2 O 2 :H 2 O) Ammonia peroxide system (NH 4 OH:H 2 O 2 :H 2 O) HCl-based systems Special Etches Polishing etches Crystallographic etches Wet Etches InP InGaP InGaAs Wet Etching of GaN/AlN Etching of Other Materials Wet Etching in Production Wet Etch Application Examples Ion damage avoidance Wet etching of multilayer III V compounds Cleaning Plasma Cleaning Surface Passivation Wet-Chemical Passivation Chalcogenide Passivation Dielectric Passivation 188

12 x Contents 7. Plasma Processing and Dry Etching Plasma Processing Plasma Basics Glow Discharge Plasma Voltage Distribution Interaction of Ions with a Surface/Sputter Yield Dry Etching Problems with Wet Etching Advantages of Dry Etching Plasma Etch Systems Reaction Basics Rate Equation Process Parameters Plasma Etch System Types Barrel reactor Parallel-plate planar reactor Downstream reactor High-density plasma reactor ECR ICP Ion milling Etch Processes Etch Rate and Selectivity Loading Selectivity Uniformity Microuniformity CD and Etch Profile Plasma Etching of Materials Used in III V IC Processing Selective Etches Silicon Nitride and Oxide Etching Metal Etching Refractory metals Aluminum Gold/copper Organic films High-Aspect-Ratio Etching Through-Wafer Via Etching 225

13 Contents xi Etch chemistry for profile control Wet Etching Aspect-Ratio-Dependent Etching Plasma Damage Particle and Veil Generation Etch Process Monitoring Film Monitoring Gas-Phase Monitoring Optical Emission Deposition Processes Physical Vapor Deposition: Introduction Vacuum Basics Flow Regimes Pumping Systems for Semiconductor Processing Cryogenic Pumps Turbomolecular Pumps Pressure Measurement Evaporation Evaporation Sources Electron beam sources Deposition Rate Vapor pressure Evaporation rate Film thickness variation Deposition Rate Monitors Alloy Deposition Film Growth Mechanism Sputter Deposition Advantages of Sputter Deposition Deposition System Types Planar diode Triode Magnetron sputtering RF Sputtering Reactive Sputtering Bias Sputtering System selection 260

14 xii Contents Mechanism and Rates Plasma-Enhanced Chemical Vapor Deposition Film Requirements CVD Systems CVD reactor types Plasma-Enhanced CVD Production Multistation System High-density plasma systems Atomic Layer Deposition ALD Principles ALD Reactors Ion Implantation and Device Isolation Introduction Advantages Disadvantages Ion Implantation: Theory Theory of Ion Stopping Channeling Transverse Effects Implant Damage Ion Implantation Systems Implantation System Parts Ion source Ion extraction and analyzing device Accelerator tube Beam scanning system System end station Ion Implanter Types System/Process Issues Masking Considerations Doubly Ionized Species Common Ion Implant Species for GaAs n-type Dopants p-type Dopants Implants for Isolation Ion Implant Characterization Sheet Resistivity Monitoring Optical Dosimetry 296

15 Contents xiii C V Method Implant Activation Annealing Encapsulation for Annealing Rapid Thermal Annealing History of development System description Temperature control Process Description Activation of Dopants n-type Dopants p-type Dopant Activation Device Isolation Introduction Isolation by Etching Ion Implant Isolation Mechanism Isolation-Related Reliability Issues for HBT Diffusion in III V Compound Semiconductors Introduction Rate Equations Diffusion Basics Basic Mechanisms Interstitial mechanism Substitutional mechanism Kick-out mechanism Interstitial-substitutional mechanism Impurity Diffusion Rates in GaAs Diffusion Equations for III V Semiconductor Processing Constant Diffusion Coefficient Thin-film solution Diffusion from a constant source Diffusion from a limited source 324

16 xiv Contents Concentration-dependent diffusion coefficient Interstitial-Substitutional Diffusion Measurement of Diffused Layers Diffusion in GaAs Diffusion by Periodic Table Groups Zn Diffusion in GaAs Sulfur Diffusion in GaAs Diffusion Systems Rapid Thermal Diffusion Ohmic Contacts Introduction History Theory of Metal Semiconductor Ohmic Contacts Contact Resistance Contact Resistance Measurement by TLM Ohmic Contact Technology for n-type Contacts Epigrown Contacts Contacts with heavy donor doping Contacts with lower barrier height Alloyed Ohmic Contacts Gold:germanium contacts Silicon:tin contacts Indium-based contacts Ohmic Contact Deposition Alloy Process and Alloying Systems Alloying systems Mechanism of Contact Formation Refractory Contacts Ohmic Contacts to p-type GaAs Ohmic Contacts to InP Devices Ohmic Contacts to GaN Mechanism Ohmic Contact Corrosion 357

17 Contents xv 12. Schottky Diodes and FET Processing Schottky Diodes Depletion Width Schottky Diode Metallization Reverse Breakdown FET Gate Fabrication Gate Metallization and Fabrication Gate Recess Process Gate Formation T-gate Digital FETs Gate Fabrication Self-Aligned n+-technique Substitutional Gate Processes Mixed-Signal Process Heterojunction and Insulated Gate FETs HMESFET SAG FET Technology: Remarks Pregate Surface Preparation and Passivation Current Developments HEMT Process Introduction Device Fabrication InGaP HEMT Low-Noise Process Power Amplifier Process Switch Process InP HEMT Processing Issues Gate Walk Gate Sinking Breakdown Voltage Improvement HBT Processing Introduction Review of HBT Process Evolution Basic HBT Fabrication Process Self-Alignment Base Emitter Self-Alignment 407

18 xvi Contents Other Self-Alignment Schemes Collector-Up HBT Common HBT Epimaterials 411 I4.6.1 InGaP/GaAs HBTs InP HBTs HBT Contacts HBT Geometry Base Width Layout Comparison HBT Fabrication Issues Junction Considerations HBT Epilayer Design Emitter Layer Design Collector Layer Subcollector layer Base Layer Design Other HBT Structure Improvements Graded-Base HBTs Double-Heterojunction Bipolar Transistor BiFET and BiHEMT Processing BiFET Process Stacked Devices Merged Devices Guidelines for Extra Layers Epitaxial Layer Screening Fabrication Process BiFET Gate Process BiHEMT Process BiHEMT Process and Yield Improvement MOSFET Processing Introduction Oxidation Wet Oxidation Liquid-Phase Oxidation Dielectric Passivation Atomic Layer Deposition 453

19 Contents xvii 16.5 p-type Devices Concluding Remarks Passive Components Resistors Semiconductor/GaAs Resistors Thin-Film Resistors Common TFR Materials Capacitors MIM Capacitors Silicon Nitride for MIM Stacked capacitors Inductors Interconnect Technology Introduction Interconnect Requirements Electrical Requirements Adhesion and Barrier Requirements Diffusion and Electromigration Effects Interlevel Dielectric Layer Requirements Production Interconnect Processes Baseline Gold Interconnect Process Plated Metal Interconnect Process Air Bridge Process Digital GaAs Interconnect Process Future of Interconnect Technology Copper Interconnects Backend Processing and Through-Wafer Vias 497 Section I: Through-Wafer Via Process Introduction Wafer Bonding Wafer Thinning TWV Photolithography TWV Etch Backside Metallization Backside Plating 504

20 xviii Contents 19.7 Backside Street Etching Wafer Demounting/Debonding Wafer Dicing Scribe and Break Laser Dicing 509 Section II: Wafer-Bumping Process Introduction Advantages of the Wafer-Level Bump Process Requirements of Components of the Solder Ball or Pillar Process Underbump Metallurgy Solder Ball and Pillar Fabrication Process Solder Ball Process Copper Pillar Process Electroplating Electroplating History Electroplating Fundamentals Electroplating Bath Types Electroplating Deposition Process Pulse Plating Metal Deposition Mechanisms Polarization Diffusion and Mass Transport Microthrowing Power Brightening Process Monitoring Hull Cell Electroless Plating Copper Electroplating Large-Volume Production Measurements and Characterization Introduction Sheet Resistance Four-Point Probe Method Van der Pauw Method Contactless Resistivity Measurement 539

21 Contents xix 21.4 Carrier Mobility Hall Mobility Drift Mobility Doping Profile by C V Method Schottky Diode Parameter Measurement Current Voltage Method Activation Energy Method Capacitance Voltage Method for Schottky Diode Barrier Height Measurement FET Characteristics FET Transconductance FET Source Resistance Measurement HBT Parameter Extraction Output I V characteristics Gummel Plot Emitter Resistance V CE Offset R on RF Characterization Introduction S-Parameter Measurements RF Figures of Merit VSWR Load pull test PAE Linearity Noise figure Smith Chart Film Thickness and Refractive Index Ellipsometry Interferometry Film Stress Measurement Reliability Introduction Basic Reliability Testing Test Procedure Step Stress Test Temperature measurement 577

22 xx Contents Simulation of operation FET/HEMT Failure Modes and Mechanisms Gate Sinking Ion-Induced Failure Mechanisms Effect of Hydrogen Mobile Ion Contamination Hot Electron Trapping Surface State Effects HBT Degradation and Reliability HBT Reliability Issues Related to Base Doping Hydrogen and Ion Implant Isolation Ohmic Contact Degradation Other III V IC Failure Mechanisms Electromigration Moisture Ingression and Corrosion Stress-Induced Burnout GaN Device Reliability GaN Devices 593 Section I: GaN Electronic Devices Introduction Bulk Crystal Growth Hydride Vapor-Phase Epitaxy MOCVD templates High-Pressure Solution Growth Ammonothermal Growth Epitaxial Growth MBE OMVPE Doping HVPE Device Physics and Device Types Process Technology Etching and Surface Passivation of GaN Ohmic Contacts Schottky Contacts Implant Isolation 613

23 Contents xxi 23.6 Device Fabrication AlN/GaN HEMT Device Performance Optimization Surface passivation Normally Off GaN Devices MMIC Fabrication Reliability General Reliability Concerns Gate sinking Ohmic contacts Current Collapse III N HBT Devices GaN HBT Device Challenges Current State-of-the-Art Performance Other Devices 628 Section II: GaN Optical Devices Introduction to LEDs Junction Luminescence Device Behavior: Electrical Optical Characteristics LED Processing Visible LEDs UV LEDs Epitaxial Growth Current Challenges Current Performance Introduction to III N Lasers Basic Principles Diode Laser Fabrication Fabry Perot Semiconductor Diode Laser VCSEL RF MEMS Introduction Differences with Silicon Basics of MEMS Ohmic Contact Switches Capacitive Switches 653

24 xxii Contents Electrostatic or Capacitive Excitation Actuation Voltage Piezoelectric Excitation Process Technology OMMIC Process University of Illinois Process Examples of Applications Waveguide Switch Fabry Perot Filter MEMS on MMIC Hybrid Circuits 663 Appendix 667 Acronyms 673 Index 677

25 Contents xxiii Preface In this Internet age, practicing engineers still need a book that they can keep on their desk. This book is aimed for them and also graduate students and engineers new to the field of III V semiconductor integrated circuit (IC) processing. This book specifically addresses the needs of students who know semiconductor theory but lack detailed processing knowledge. The content is chosen on the basis of the needs of students as seen by a teacher and the needs of practicing engineers dealing with processing issues as seen by an experienced process engineer. GaAs processing has reached a mature stage, a long way from a few decades ago, when it was more of an art than a science. New semiconductor compounds are emerging that will dominate future materials and device research; however, the processing techniques used for GaAs will still remain relevant. This book covers all aspects of the current state of the art of III V processing, with emphasis on heterojunction bipolar transistors (HBTs), the volume leader technology, having grown due to the explosive growth of wireless technology. The book s primary purpose is to discuss processing; only necessary equations are derived and device behavior is discussed for the purpose of understanding device figures of merit and electrical parameters that engineers need to understand and control. All aspects of processing of active and passive devices, from crystal growth to backside processing, including lithography, etching, and film deposition, are covered. New material systems based on GaN are playing a larger role on the development side; although the etching chemistries, deposition materials, and temperature regimes are different, similar principles apply. The most promising structures of these material systems and devices are covered in the book. The book covers semiconductor material basics, physics of devices used in semiconductor IC processing, and all the processing technologies used in III V semiconductor fabrication. In the discussion, differences with silicon IC processes are emphasized. Crystal growth and particularly epitaxy are discussed in depth because of the special role played by them and device structures

26 xxiv Preface made possible by them. Photolithography, ion implantation, wet and plasma etching, and deposition of films are covered in detail. Thermal processes and diffusion are discussed to the level needed for III V processing. Schottky and ohmic contact physics and processing are discussed from a practical point of view for controlling these in high-volume production. All the device technologies currently in use in the III V semiconductor marketplace are discussed in depth, including recently introduced bipolar field-effect transistor (BiFET) and bipolar high-electron-mobility transistor (BiHEMT) technologies. Device types that are emerging and expected to be important in the near future, like metal oxide semiconductor field-effect transistors (MOSFETs), are also introduced. Passive devices and interconnects are covered, being integral to monolithic microwave integrated circuit (MMIC) fabrication. Also, backside processing, which is absolutely necessary for high efficiency, is described in detail and wafer-scale bumping is introduced, being critical to future higher-frequency needs. Characterization of films and semiconductor layers, as well as device parameter measurement, is covered in detail. Reliability issues relevant to III V semiconductors are discussed. Finally, emerging GaN devices and microelectromechanical systems (MEMS) are briefly described. Most published books on the market emphasize III V device physics. No new processing book has been published in a decade. Published books are old and cover mostly FET processing. Ralph Williams s book, Modern GaAs Processing, is over 20 years old and does not cover processing technologies in detail. S. K. Ghandhi s book, VLSI Fabrication Principles: Silicon and Gallium Arsenide, covers processing techniques in detail but IC processing very briefly. This book is also old, published in the 1980s. Fazal Ali s book, HEMTs and HBTs: Devices, Fabrication and Circuits, covers fabrication very broadly and was also published in 1991, over 20 years ago. Baca and Ashby s book, Fabrication of GaAs Devices, has a narrow focus, specializing in cleaning and passivation; basic IC processing techniques are not covered. It was published in 2005, a decade old now. This (present) book covers all aspects of processing, from crystal growth to backside processing. It covers the current volume production device types, HBTs, HEMTs, etc. The book is not restricted to GaAs; other emerging III V materials are covered, too.

27 Preface xxv Epigrowth, device structure, and processing discussions are connected together through different chapters. Processing techniques relevant to III V IC fabrication are described as they are used in III V processing facilities in high-volume production. Process flows are illustrated by step-by-step block diagrams. Scanning electron microscopy (SEM) pictures of actual devices are included, where needed. This is one book to find any topic relevant to III V processing. Practical process problems and ways to handle these are described. The current understanding of III V processing has come a long way from the era when GaAs processing was based on practical knowledge and company trade secrets. This book attempts to connect practice on the fabrication floor to current scientific understanding. Shiban Tiku Dhrubes Biswas

28

29 Acknowledgments The earlier books on GaAs and III V semiconductor materials processing were written in an era when GaAs was considered the technology of the future. This present work, although inspired by those, is aimed at fulfilling the needs of this era in which the technology is well established and perhaps becoming the technology of the past, while paving the way for future technologies. Many minds and hands have contributed to this work. I am indebted to all my teachers over the years, who left an indelible mark on my life. I also thank the people of India for the almost free education I received. This book would not have been possible without support from Skyworks Solutions management, Ravi Ramanathan, Nercy Ebrahimi, and Andy Hunt, and IP council Donald Bollella, who weighed the benefits of contributing to the III V industry worldwide over the risk of disclosing trade secrets. A lot of data came from my fellow engineers at Skyworks and the CS MANTECH community in general. Early feedback from Martin Brophy (Avago) and Peter Asbeck (UCSD) encouraged me. In particular, help from the following Skyworks colleagues is acknowledged: Heather Knoedler, Jens Riege, Dave Crawford, Ravi Ramanathan, Mike Sun, Jiro Yota, Pete Zampardi, Lance Rushing, Cristian Cismaru, Sam Mony, Lam Luu, and Manjeet Singh. Constant support from my wife, Sushma, and son, Vikram, helped me during difficult times. I am also thankful to Archana Ziradkar of Pan Stanford Publishing for systematic editorial help and to Barron Miller for drafting of many of the figures. Shiban Tiku

30

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS AND FABRICATION ENGINEERING ATTHE MICRO- NANOSCALE Fourth Edition STEPHEN A. CAMPBELL University of Minnesota New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Preface xiii prrt i OVERVIEW AND MATERIALS

More information

FABRICATION OF GaAs DEVICES

FABRICATION OF GaAs DEVICES FABRICATION OF GaAs DEVICES by Albert G. Baca and Carol I. H. Ashby Sandia National Laboratories Albuquerque, NM, USA CONTENTS Acknowledgment Abbreviations xiii 1 Introduction to GaAs devices 1 1.1 Scope

More information

Assignment Questions

Assignment Questions HIGH SPEED DEVICES AND CIRCUITS Assignment Questions 1) Why Silicon Semiconductors are widely used in the VLSI applications? Hint: Refer Video on Introduction to Basic Concepts 2) What are the parameters

More information

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University 2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration,

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

Lecture 22: Integrated circuit fabrication

Lecture 22: Integrated circuit fabrication Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................

More information

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW

More information

Current Gain Dependence on Subcollector and Etch-Stop Doping in InGaP/GaAs HBTs

Current Gain Dependence on Subcollector and Etch-Stop Doping in InGaP/GaAs HBTs IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 5, MAY 2001 835 Current Gain Dependence on Subcollector and Etch-Stop Doping in InGaP/GaAs HBTs Theodore Chung, Seth R. Bank, John Epple, and Kuang-Chien

More information

VLSI Technology. By: Ajay Kumar Gautam

VLSI Technology. By: Ajay Kumar Gautam By: Ajay Kumar Gautam Introduction to VLSI Technology, Crystal Growth, Oxidation, Epitaxial Process, Diffusion Process, Ion Implantation, Lithography, Etching, Metallization, VLSI Process Integration,

More information

Alternate Channel Materials for High Mobility CMOS

Alternate Channel Materials for High Mobility CMOS Alternate Channel Materials for High Mobility CMOS By Christopher Henderson This year s International Electron Device Meeting (IEDM) discussed a wide range of approaches for creating CMOS transistors with

More information

EE 330 Lecture 9. IC Fabrication Technology Part 2

EE 330 Lecture 9. IC Fabrication Technology Part 2 EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this

More information

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS INTRODUCTION TO Semiconductor Manufacturing Technology SECOND EDITION Hong Xiao TECHNISCHE INFORMATIONSBiBUOTHEK UNIVERSITATSBIBLIOTHEK HANNOVER SPIE PRESS Bellingham,Washington USA Contents Preface to

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)

More information

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative

More information

FUNDAMENTALS OF SEMICONDUCTOR PROCESSING TECHNOLOGY

FUNDAMENTALS OF SEMICONDUCTOR PROCESSING TECHNOLOGY FUNDAMENTALS OF SEMICONDUCTOR PROCESSING TECHNOLOGY FUNDAMENTALS OF SEMICONDUCTOR PROCESSING TECHNOLOGY by Badih EI-Kareh IBM Corporation Graphics and Layout: Richard J. Bombard SPRINGER SCIENCE+BUSINESS

More information

EE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 2 MARK QUESTIONS WITH ANSWERS UNIT I IC FABRICATION

EE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 2 MARK QUESTIONS WITH ANSWERS UNIT I IC FABRICATION SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY TIRUPACHUR DEPARTMENT OFELECTRICAL AND ELECTRONICS ENGINEERING EE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 1. Define an Integrated circuit.

More information

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO

More information

and Technology of Thin Films

and Technology of Thin Films An Introduction to Physics and Technology of Thin Films This page is intentionally left blank An Introduction to Physics and Technology of Thin Films Alfred Wagendriste1 Institute of Applied and Technical

More information

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents UNIT I INTRODUCTION: Introduction to IC Technology MOS, PMOS, NMOS, CMOS & BiCMOS technologies. BASIC ELECTRICAL PROPERTIES : Basic Electrical

More information

Semiconductor Device Fabrication

Semiconductor Device Fabrication 5 May 2003 Review Homework 6 Semiconductor Device Fabrication William Shockley, 1945 The network before the internet Bell Labs established a group to develop a semiconductor replacement for the vacuum

More information

Fabrication Technology

Fabrication Technology Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski

More information

Preface Preface to First Edition

Preface Preface to First Edition Contents Foreword Preface Preface to First Edition xiii xv xix CHAPTER 1 MEMS: A Technology from Lilliput 1 The Promise of Technology 1 What Are MEMS or MST? 2 What Is Micromachining? 3 Applications and

More information

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon

More information

Thomas M. Adams Richard A. Layton. Introductory MEMS. Fabrication and Applications. Springer

Thomas M. Adams Richard A. Layton. Introductory MEMS. Fabrication and Applications. Springer Thomas M. Adams Richard A. Layton Introductory MEMS Fabrication and Applications Springer Contents Preface xiü Part I Fabrication Chapter 1: Introduction 3 1.1 What are MEMS? 3 1.2 Why MEMS? 4 1.2.1. Low

More information

EE 434 Lecture 9. IC Fabrication Technology

EE 434 Lecture 9. IC Fabrication Technology EE 434 Lecture 9 IC Fabrication Technology Quiz 7 The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40 /, determine the resistance between nodes A and

More information

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior

More information

TOWARD MEMS!Instructor: Riadh W. Y. Habash

TOWARD MEMS!Instructor: Riadh W. Y. Habash TOWARD MEMS!Instructor: Riadh W. Y. Habash Students are presented with aspects of general production and manufacturing of integrated circuit (IC) products to enable them to better liaise with and participate

More information

Department of Electrical Engineering. Jungli, Taiwan

Department of Electrical Engineering. Jungli, Taiwan Chapter 3 Fabrication of CMOS Integrated Circuits Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Background Outline The CMOS Process Flow Design Rules Latchup

More information

The Physical Structure (NMOS)

The Physical Structure (NMOS) The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication

More information

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection

More information

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing 3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated

More information

Microelectronics Devices

Microelectronics Devices Microelectronics Devices Yao-Joe Yang 1 Outline Basic semiconductor physics Semiconductor devices Resistors Capacitors P-N diodes BJT/MOSFET 2 Type of Solid Materials Solid materials may be classified

More information

Radiation Tolerant Isolation Technology

Radiation Tolerant Isolation Technology Radiation Tolerant Isolation Technology Background The following contains a brief description of isolation technologies used for radiation hardened integrated circuits. The technologies mentioned are junction

More information

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation

More information

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process

More information

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Metallization deposition and etching. Material mainly taken from Campbell, UCCS Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,

More information

Copper Interconnect Technology

Copper Interconnect Technology Tapan Gupta Copper Interconnect Technology i Springer Contents 1 Introduction 1 1.1 Trends and Challenges 2 1.2 Physical Limits and Search for New Materials 5 1.3 Challenges 6 1.4 Choice of Materials 7

More information

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type

More information

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The

More information

Czochralski Crystal Growth

Czochralski Crystal Growth Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling

More information

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation. Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed

More information

1.1 Research Background of Copper Metallization for GaAs-based

1.1 Research Background of Copper Metallization for GaAs-based Chapter 1 Introduction 1.1 Research Background of Copper Metallization for GaAs-based Devices In the past decades, GaAs ICs are generally used for military purposes, such as satellite, radar and etc. With

More information

IC Fabrication Technology Part III Devices in Semiconductor Processes

IC Fabrication Technology Part III Devices in Semiconductor Processes EE 330 Lecture 10 IC Fabrication Technology Part III Metalization and Interconnects Parasitic Capacitances Back-end Processes Devices in Semiconductor Processes Resistors Diodes Review from Last Lecture

More information

MEMSAND MICROSYSTEMS Design, Manufacture, and Nanoscale Engineering

MEMSAND MICROSYSTEMS Design, Manufacture, and Nanoscale Engineering MEMSAND MICROSYSTEMS Design, Manufacture, and Nanoscale Engineering Second Edition TAI-RAN HSU Microsystems Design and Packaging Laboratory Department of Mechanical and Aerospace Engineering San Jose State

More information

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: Fabrication of p-n junctions Contact Potential Things you should know when you leave Key Questions What are the necessary steps to fabricate

More information

Materials Aspects of GaAs and InP Based Structures

Materials Aspects of GaAs and InP Based Structures AT&T Materials Aspects of GaAs and InP Based Structures V. Swaminathan AT&T Belt Laboratories Breinigsvil/e, Pennsylvania A. T. Macrander Argonne National Laboratory Argonne, Illinois m Prentice Hall,

More information

Microelectronic Device Instructional Laboratory. Table of Contents

Microelectronic Device Instructional Laboratory. Table of Contents Introduction Process Overview Microelectronic Device Instructional Laboratory Introduction Description Flowchart MOSFET Development Process Description Process Steps Cleaning Solvent Cleaning Photo Lithography

More information

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies

More information

Bio-Inspired Wettability Surfaces

Bio-Inspired Wettability Surfaces Yongmei Zheng Bio-Inspired Wettability Surfaces Bio-Inspired Wettability Surfaces Developments in Microand Nanostructures Yongmei Zheng Published by Pan Stanford Publishing Pte. Ltd. Penthouse Level,

More information

PHYSICSOF SOLARCELLS. Jenny Nelson. Imperial College, UK. Imperial College Press ICP

PHYSICSOF SOLARCELLS. Jenny Nelson. Imperial College, UK. Imperial College Press ICP im- PHYSICSOF SOLARCELLS Jenny Nelson Imperial College, UK ICP Imperial College Press Contents Preface v Chapter 1 Introduction 1 1.1. Photons In, Electrons Out: The Photovoltaic Effect 1 1.2. Brief History

More information

Chapter 6. AlGaAs/GaAs/GaAs Wafer-fused HBTs

Chapter 6. AlGaAs/GaAs/GaAs Wafer-fused HBTs Chapter 6. AlGaAs/GaAs/GaAs Wafer-fused HBTs 6.1. Overview Previous chapters described an AlGaAs-GaAs-GaN HBT, in which an epitaxially grown AlGaAs-GaAs emitter-base was wafer-fused to a GaN collector.

More information

1 MARCH 2017 FILM DEPOSITION NANOTECHNOLOGY

1 MARCH 2017 FILM DEPOSITION NANOTECHNOLOGY 1 MARCH 2017 FILM DEPOSITION NANOTECHNOLOGY PRESENTATION Pedro C. Feijoo E-mail: PedroCarlos.Feijoo@uab.cat FABRICATION TECHNOLOGIES FOR NANOELECTRONIC DEVICES. PEDRO C. FEIJOO 2 FILM GROWTH Chemical vapor

More information

Supporting Online Material for

Supporting Online Material for www.sciencemag.org/cgi/content/full/327/5961/60/dc1 Supporting Online Material for Polarization-Induced Hole Doping in Wide Band-Gap Uniaxial Semiconductor Heterostructures John Simon, Vladimir Protasenko,

More information

EE 330 Lecture 12. Devices in Semiconductor Processes

EE 330 Lecture 12. Devices in Semiconductor Processes EE 330 Lecture 12 Devices in Semiconductor Processes Review from Lecture 9 Copper Interconnects Limitations of Aluminum Interconnects Electromigration Conductivity not real high Relevant Key Properties

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Fabrication and Layout

Fabrication and Layout ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide

More information

Reliability Qualification Report

Reliability Qualification Report Reliability SUF-1000 SUF-2000 SUF-3000 SUF-4000 SUF-5000 The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions.

More information

Nucleation and growth of nanostructures and films. Seongshik (Sean) Oh

Nucleation and growth of nanostructures and films. Seongshik (Sean) Oh Nucleation and growth of nanostructures and films Seongshik (Sean) Oh Outline Introduction and Overview 1. Thermodynamics and Kinetics of thin film growth 2. Defects in films 3. Amorphous, Polycrystalline

More information

Mostafa Soliman, Ph.D. May 5 th 2014

Mostafa Soliman, Ph.D. May 5 th 2014 Mostafa Soliman, Ph.D. May 5 th 2014 Mostafa Soliman, Ph.D. 1 Basic MEMS Processes Front-End Processes Back-End Processes 2 Mostafa Soliman, Ph.D. Wafers Deposition Lithography Etch Chips 1- Si Substrate

More information

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing CS/ECE 5710/6710 CMOS Processing Addison-Wesley N-type Transistor D G +Vgs + Vds S N-type from the top i electrons - Diffusion Mask Mask for just the diffused regions Top view shows patterns that make

More information

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance Ch. 5: p-n Junction Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance of functions such as rectification,

More information

VLSI Design and Simulation

VLSI Design and Simulation VLSI Design and Simulation CMOS Processing Technology Topics CMOS Processing Technology Semiconductor Processing How do we make a transistor? Fabrication Process Wafer Processing Silicon single crystal

More information

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris VLSI Lecture 1 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University Based on slides of David Money Harris Goals of This Course Learn the principles of VLSI design Learn to design

More information

Chapter 2 MOS Fabrication Technology

Chapter 2 MOS Fabrication Technology Chapter 2 MOS Fabrication Technology Abstract This chapter is concerned with the fabrication of metal oxide semiconductor (MOS) technology. Various processes such as wafer fabrication, oxidation, mask

More information

Fabrication of high power GaN transistors F. Medjdoub CNRS - IEMN

Fabrication of high power GaN transistors F. Medjdoub CNRS - IEMN Fabrication of high power GaN transistors F. Medjdoub CNRS - IEMN E. Dogmus, A. Linge, T. Defais, R. Kabouche, R. Pecheux, M. Zegaoui Lille city centre Where are we? National Network of Large Technological

More information

INTEGRATED-CIRCUIT TECHNOLOGY

INTEGRATED-CIRCUIT TECHNOLOGY INTEGRATED-CIRCUIT TECHNOLOGY 0. Silicon crystal growth and wafer preparation 1. Processing Steps 1.1. Photolitography 1.2. Oxidation 1.3. Layer Deposition 1.4. Etching 1.5. Diffusion 1.6 Backend: assembly,

More information

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing E.A. (Gene) Fitzgerald M.J. Mori, C.L.Dohrman, K. Chilukuri MIT Cambridge, MA USA Funding: MARCO IFC and Army

More information

Slide 1. Slide 2. Slide 3. Chapter 19: Electronic Materials. Learning Objectives. Introduction

Slide 1. Slide 2. Slide 3. Chapter 19: Electronic Materials. Learning Objectives. Introduction Slide 1 Chapter 19: Electronic Materials 19-1 Slide 2 Learning Objectives 1. Ohm s law and electrical conductivity 2. Band structure of solids 3. Conductivity of metals and alloys 4. Semiconductors 5.

More information

Chapter 3 CMOS processing technology

Chapter 3 CMOS processing technology Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),

More information

Doping and Oxidation

Doping and Oxidation Technische Universität Graz Institute of Solid State Physics Doping and Oxidation Franssila: Chapters 13,14, 15 Peter Hadley Technische Universität Graz Institute of Solid State Physics Doping Add donors

More information

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse

More information

DIAMOND NANOTECHNOLOGY. Syntheses and Applications

DIAMOND NANOTECHNOLOGY. Syntheses and Applications DIAMOND NANOTECHNOLOGY Syntheses and Applications DIAMOND NANOTECHNOLOGY Syntheses and Applications James C Sung Kinik Company, National Taiwan University & National Taipei University of Technology, Taiwan

More information

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1 Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1 LECTURE 030 INTEGRATED CIRCUIT TECHNOLOGY - I (References [7,8]) Objective The objective of this presentation is: 1.) Illustrate integrated

More information

Chapter 2 Manufacturing Process

Chapter 2 Manufacturing Process Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS

More information

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI CMOS Technology Flow varies with process types & company N-Well CMOS Twin-Well CMOS STI Start with substrate selection Type: n or p Doping level, resistivity Orientation, 100, or 101, etc Other parameters

More information

physics proceedings reliability 12th annual Sponsored by Library of Congress Catalog Card No, Las Vegas, Nevada, April 2-4, 1974

physics proceedings reliability 12th annual Sponsored by Library of Congress Catalog Card No, Las Vegas, Nevada, April 2-4, 1974 12th annual proceedings $ reliability physics 1974 Las Vegas, Nevada, April 2-4, 1974 Sponsored by the IEEE Electron Devices Group and the IEEE Reliability Group IEEE Catalog No. 74CH0839-1 PHY Library

More information

IC/MEMS Fabrication - Outline. Fabrication

IC/MEMS Fabrication - Outline. Fabrication IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching Fabrication IC Fabrication Deposition Spin Casting PVD physical vapor deposition

More information

Solid-State Electronics

Solid-State Electronics Solid-State Electronics 53 (2009) 154 159 Contents lists available at ScienceDirect Solid-State Electronics journal homepage: www.elsevier.com/locate/sse Application of Pd/Ge/Cu alloyed ohmic contact system

More information

Review of CMOS Processing Technology

Review of CMOS Processing Technology - Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from

More information

I. GaAs Material Properties

I. GaAs Material Properties I. GaAs Material Properties S. Kayali GaAs is a III V compound semiconductor composed of the element gallium (Ga) from column III and the element arsenic (As) from column V of the periodic table of the

More information

Process Flow in Cross Sections

Process Flow in Cross Sections Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat

More information

Wafer (1A) Young Won Lim 4/30/13

Wafer (1A) Young Won Lim 4/30/13 Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published

More information

Manufacturing Technologies for MEMS and SMART SENSORS

Manufacturing Technologies for MEMS and SMART SENSORS 4 Manufacturing Technologies for MEMS and SMART SENSORS Dr. H. K. Verma Distinguished Professor (EEE) Sharda University, Greater Noida (Formerly: Deputy Director and Professor of Instrumentation Indian

More information

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley Microstructure of Electronic Materials Amorphous materials Single-Crystal Material 1 The Si Atom The Si Crystal diamond structure High-performance semiconductor devices require defect-free crystals 2 Crystallographic

More information

Physical Vapor Deposition (PVD) Zheng Yang

Physical Vapor Deposition (PVD) Zheng Yang Physical Vapor Deposition (PVD) Zheng Yang ERF 3017, email: yangzhen@uic.edu Page 1 Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide

More information

CMOS Processing Technology

CMOS Processing Technology CHAPTER 2 CMOS Processing Technology Outline 2 1. CMOS Technologies 2. Layout Design Rules 3. CMOS Process Enhancements 4. Technology-related CAD Issues 5. Manufacturing Issues CMOS Technologies 3 n-well

More information

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor

More information

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials Introduction to Micro/Nano Fabrication Techniques Date: 2015/05/22 Dr. Yi-Chung Tung Fabrication of Nanomaterials Top-Down Approach Begin with bulk materials that are reduced into nanoscale materials Ex:

More information

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook: HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,

More information

CMOS Processing Technology

CMOS Processing Technology CHAPTER 2 CMOS Processing Technology Outline 2 1. CMOS Technologies 2. Layout Design Rules 3. CMOS Process Enhancements 4. Technology-related CAD Issues 5. Manufacturing Issues CMOS Technologies 3 n-well

More information

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction CMOS VLSI Design Introduction ll materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN Introduction Chapter previews the entire field, subsequent chapters elaborate on specific

More information

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 32 IC BJT - From junction isolation to LOCOS So, by now, we have completed all

More information

Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment

Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment Editors: E. P. Gusev Qualcomm MEMS Technologies San Jose, California, USA D-L. Kwong

More information

Semiconductor Technology

Semiconductor Technology Semiconductor Technology from A to Z Oxidation www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Oxidation 1 1.1 Overview..................................... 1 1.1.1 Application...............................

More information

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Development of Sidewalls Passivating Films Sidewalls get inert species deposited on them with plasma etch Creates

More information

Today s Class. Materials for MEMS

Today s Class. Materials for MEMS Lecture 2: VLSI-based Fabrication for MEMS: Fundamentals Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, Recap: Last Class What is

More information

Theory and Technology of Semiconductor Fabrication

Theory and Technology of Semiconductor Fabrication Theory and Technology of Semiconductor Fabrication By Mohammad Razaghi Course description Instructor: Dr. Mohammad Razaghi Assistant Professor Electrical Engineering Department Faculty of Engineering University

More information

Quarterly Report EPRI Agreement W

Quarterly Report EPRI Agreement W Quarterly Report EPRI Agreement W08069-07 PI: S.J. Pearton, University of Florida (Co-investigators F. Ren, C.R. Abernathy, R.K. Singh, P.H. Holloway, T.J. Anderson, M. Berding, A. Sher, S. Krishnimurthy,

More information

Bulk crystal growth. A reduction in Lg will increase g m and f oper but with some costs

Bulk crystal growth. A reduction in Lg will increase g m and f oper but with some costs Bulk crystal growth The progress of solid state device technology has depended not only on the development of device concepts but also on the improvement of materials. A reduction in Lg will increase g

More information

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013 PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013 1 Chapter 1 The Crystal Structure of Solids Physical Electronics: Includes aspects of the physics of electron movement

More information