HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE

Size: px
Start display at page:

Download "HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE"

Transcription

1 HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE AUTHORS: B. VANDEVELDE, L. DEGRENDELE, M. CAUWE, B. ALLAERT, R. LAUWAERT, G. WILLEMS SPEAKER: M. TSURIYA (inemi)

2 OUTLINE Introduction Experimental Setup Results of the Thermal Cycling Experiment Cross-sectional Analysis Conclusions 2

3 OUTLINE Introduction Experimental Setup Results of the Thermal Cycling Experiment Cross-sectional Analysis Conclusions 3

4 USE OF LOW-CTE MOLD COMPOUND DRIVING FACTORS AND CONSEQUENCES Driving factors: to reduce the stress on the silicon chip (CPI: chip-package-interaction) to lower the moisture uptake: SiO 2 based filler can reduce the amount of hygroscopic resin to decrease the MSL and it is less expensive than resin filler To use halogen-free green compounds which is achieved by high amount of SiO particles As a consequence the amount of SiO 2 particles in the epoxy matrix increased up to a filler content of 85%. This leaded to a reduction of the CTE of the mold compound below 10 ppm/ C (CTE of SiO 2 is 0.5 ppm/⁰c). 4

5 USE OF LOW-CTE MOLD COMPOUND LOW-CTE MOLD COMPOUNDS For most packages, the mold compound easily takes more than 50% of the total volume of the package So, the mold CTE has a huge impact on the average CTE of the component 5

6 USE OF LOW-CTE GREEN MOLD COMPOUNDS THE CHANGE-OVER TOOK PLACE BETWEEN The introduction of the green mold compounds is an indication for the introduction of the use low-cte versions in that period. In recent years, also green mold compound with higher CTE are used through changing the resin materials. Use of Green Mould Compounds for plastic packages 90% 80% 70% 60% 50% 40% 30% 20% 10% 0% Q Q Q Q Q Q Q Q Q Q (data from a leading semiconductor supplier) 6

7 USE OF LOW-CTE MOLD COMPOUND INCREASED CTE MISMATCH WITH THE PCB FEM Simulation, by assuming the same properties for PCB. Test sample: Use PBGA 27x27mm, 1.27mmpitch 6 versions of PBGA with different Mold CTE Test Boards: Use 4 different thickness of PCB board (incl. one flex board) Simulation Result: At 0.8mm PCB board assembly, 6 versions PBGA failure rate are no different. Mold CTE of the PBGA becomes very important when the PCB is less flexible As local bending of the PCB below the component can less compensate for the increased CTE mismatch between PBGA and PCB. MTTF (cycles) FEM Simulation Result Example: PBGA 27x27 area array 1.27mm pitch 0.8 mm 1.6 mm 2.4 mm No PCB flexing Mold CTE (ppm/ C) 7

8 LOW-CTE MOLD COMPOUNDS OTHER NEGATIVE IMPACTS Higher mold stiffness can lead to brittle fracture (in particular in shock loadings) Low-CTE mold compounds also have a higher stiffness due to the higher SiO filler content Each datapoint on this graph represents a commercially available mold compound 8

9 LOW-CTE MOLD COMPOUNDS OTHER NEGATIVE IMPACTS (2) Higher mold stiffness can lead to brittle fracture (in particular in shock loadings) More issues with head-in-pillow due to package warpage The different CTE of the mold changed the package warpage behaviour during solder reflow 9

10 LOW-CTE MOLD COMPOUNDS OTHER NEGATIVE IMPACTS (3) Higher mold stiffness can lead to brittle fracture (in particular in shock loadings) Higher CTE mismatch between copper wire and mold CTE lead to wire fatigue fractures 10

11 OUTLINE Introduction Experimental Setup Results of the Thermal Cycling Experiment Cross-sectional Analysis Conclusions 11

12 EXPERIMENTAL SETUP PACKAGE DESCRIPTION Test component: 9x9 mm QFN with 64 pins The solderable exposed pad is about half of the package size. Die size is roughly 4x4 mm 2 It makes that this package has a rather low die to package ratio. Three versions are made: Mold CTE Lead Tip Plating Wettable Flank QFN #1 7 ppm/ C Cu Exposed Yes QFN #2 7 ppm/ C E less Tin plating Yes QFN #3 12 ppm/ C Cu Exposed No Wettable Flank 12

13 EXPERIMENTAL SETUP PCB AND BOARD ASSEMBLY PCB: 8-layer boards with the 6 inner layers completely filled with copper to maximize the stiffness of the boards To obtain a CTE as close to that of Cu as possible The total thickness is 2.4 mm. Assembly: Two different solder materials: SnPb and Sn3%Ag0.5%Cu. 2.4 mm PCB 13

14 EXPERIMENT MATRIX QFN type QFN1 QFN2 QFN3 Mold CTE Lead Tip Wettable Flank 7ppm/ ⁰C Cu Exposed Wettable Flank 7ppm/ ⁰C Tin plating Wettable Flank 12ppm/ ⁰C Cu Exposed Non - Wettable Solder Paste SnPb SAC305 0 to 100 C TC 0 to 100 C TC 0 to 100 C TC 0 to 100 C TC 0 to 100 C TC 0 to 100 C TC 14

15 EXPERIMENTAL SETUP THERMAL CYCLING TEST CONDITIONS The IPC-9701 TC1 test condition for solder joint evaluation was selected as the most appropriate test. 0 to 100 ⁰C thermal cycling (air-to-air) Total cycling time = 1 hour ramp up time = 10 minutes dwell-time = 20 minutes In-situ measurement for opens Temperature ( C) Time (min.)

16 OUTLINE Introduction Experimental Setup Results of the Thermal Cycling Experiment Cross-sectional Analysis Conclusions 16

17 THERMAL CYCLING TEST RESULTS WEIBULL DISTRIBUTIONS QFN type Solder N63% β QFN #1 SnPb QFN #2 SnPb QFN #3 SnPb QFN #1 SAC QFN #2 SAC QFN #3 SAC The results clearly reveal that the most dominant parameter is the CTE of the mold. For SAC305 assemblies, the difference between 7 ppm and 12 ppm/c QFN s is a factor three. Solder material and flank wettability have much less on the BLR. 17

18 OUTLINE Introduction Experimental Setup Results of the Thermal Cycling Experiment Cross-sectional Analysis Conclusions 18

19 CROSS-SECTIONAL ANALYSIS GENERAL FINDINGS For all analyzed samples, one or even all four corner joints showed fractures leading to the daisy chain resistance increase. This confirms that the fracture is induced by the CTE mismatch between QFN and PCB, which is highest in the 4 corners. Creep strain (-) The fracture was always inside the solder joint, and not at the intermetallic compounds nor the copper pad itself. The solder fractures are induced through lowcycle fatigue during the temperature cycling. 19

20 CROSS-SECTIONAL ANALYSIS QFN #1: Mold CTE: 7 ppm/ C; Cu exposed tip, Wettable flank SnPb solder paste Failing after 971 cycles This assembly showed the earliest failures. It is related to the non-optimal wetting resulting in almost all solder at the side, however, not really functioning as a strong fillet. 20

21 CROSS-SECTIONAL ANALYSIS QFN #2: Mold CTE: 7 ppm/ C; E less Tin plating on tip, Wettable Flank SnPb solder paste Failing after 1720 cycles Thanks to the fillet, this solder joint can resist more cycles Cross-section shows strong damage which is due to the repeated large expansion mismatch between QFN and board in each cycle, after it has already failed much earlier but while the test was still on going. This can only be explained by the low-cte mold compound used in this QFN package. 21

22 CROSS-SECTIONAL ANALYSIS QFN #1: Mold CTE: 7 ppm/ C; Cu exposed tip, Wettable flank SnAgCu solder paste Failing after 1682 cycles While the SnPb soldered QFN showed very low stand-off heights at one side, the SAC305 soldered QFN s has a quite uniform stand-off height resulting in about double life time The fractures are found near the interface with the lead of the component, however, still in the solder joint itself (no IMC failure). Also here, quite some damage were seen which is related to the large expansion mismatch between QFN and PCB. 22

23 CROSS-SECTIONAL ANALYSIS QFN #2: Mold CTE: 7 ppm/ C; E less Tin plating on tip, Wettable Flank SnAgCu Solder paste Failing after 1901 cycles Similar conclusion as with non-wettable flank QFN And as the solder joint shape is also similar to the non-wettable version, we indeed can expect about the same life time. 23

24 CROSS-SECTIONAL ANALYSIS QFN #3: Mold CTE: 12 ppm/ C; Cu exposed on tip, non-wettable flank SnPb Solder paste Failing after 5323 cycles The QFN with the 12 ppm/ C mold material survives about three time more temperature cycles. The fracture is visible, but there is not such a large damage as seen with the previous cases. 24

25 CROSS-SECTIONAL ANALYSIS QFN #3: Mold CTE: 12 ppm/ C; Cu exposed on tip, non-wettable flank SnAgCu Solder Paste Failing after 5604 cycles A tiny crack is seen over the whole length. Both SnPb and SAC305 solder paste can survives longer than 5,000 cycles when 12ppm CTE mold compound is used in encapsulation. 25

26 OUTLINE Introduction Experimental Setup Results of the Thermal Cycling Experiment Cross-sectional Analysis Conclusions 26

27 CONCLUSIONS The conclusion of the elaborated test was that the impact of the solder material and flank wettability (electroless vs Cu exposed) was minimum (less than 20% of difference) while the mold compound had a huge impact. The characteristic life time of the QFN s with 12 ppm/⁰c was 3 times higher than the QFN s with 7 ppm/⁰c. A difference in solder quality was seen with non-uniform stand-off heights for SnPb soldered versus uniform stand-off heights with SAC305 solder. This resulted in a two times higher life time for the SAC305 soldered QFN. This was only experienced with the Cu exposed QFN s. For high reliability applications and electronics operating under severe conditions, this mold compound change creates a major reliability concern and requires thorough evaluation. The impact on electronics reliability is considerably greater than that of a change in solder alloy but as yet did not get a similar level of attention. 27

28 NEXT STEPS INEMI NEW COLLABORATIVE EFFORTS Perform a broader experimental program to demonstrate the impact of the mold CTE, and benchmark its effect to other parameters such as D2P ratio, board stiffness and solder composition Characterisation techniques to measure the mold CTE of commercial components Explore mitigation techniques In order to get a broader and generic view on the impact of the mold CTE on BLR, and to create awareness within the world-wide industry, INEMI initiated a project on this topic with major players in the electronics assembly industry. 28

29

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the

More information

System Level Effects on Solder Joint Reliability

System Level Effects on Solder Joint Reliability System Level Effects on Solder Joint Reliability Maxim Serebreni 2004 2010 Outline Thermo-mechanical Fatigue of solder interconnects Shear and tensile effects on Solder Fatigue Effect of Glass Style on

More information

Green Product. 2 nd level reliability of tin plated components. Dr. Marc Dittes CAT AIT PGP

Green Product. 2 nd level reliability of tin plated components. Dr. Marc Dittes CAT AIT PGP Green Product 2 nd level reliability of tin plated components Infineon Outline Experimental parameters Testboard, paste, components, T-cycling, Shear test Reflow profile SnPbAg Reflow profile SnAgCu Reliability

More information

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability Simulation of Embedded Components in PCB Environment and Verification of Board Reliability J. Stahr, M. Morianz AT&S Leoben, Austria M. Brizoux, A. Grivon, W. Maia Thales Global Services Meudon-la-Forêt,

More information

New Pb-Free Solder Alloy for Demanding Applications. Presented by Karl Seelig, VP Technology, AIM

New Pb-Free Solder Alloy for Demanding Applications. Presented by Karl Seelig, VP Technology, AIM New Pb-Free Solder Alloy for Demanding Applications Presented by Karl Seelig, VP Technology, AIM Why REL? The evolution and expansion of electronics into more harsh operating environments performing more

More information

BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES

BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES Ahmer Syed and WonJoon Kang Amkor Technology, Inc. 1900 S. Price Road Chandler, Arizona ABSTRACT There is a strong interest in

More information

23 rd ASEMEP National Technical Symposium

23 rd ASEMEP National Technical Symposium THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,

More information

EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew

EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS Mulugeta Abtew Typical PCB Assembly Process PCB Loading Solder Paste Application Solder Paste Inspection

More information

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,

More information

Reliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates

Reliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates Reliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates Minja Penttilä, Kauppi Kujala Nokia Mobile Phones, Research and Technology Access Itamerenkatu

More information

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven,

More information

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S. Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S. Henkel Electronic Materials Agenda 1. Introduction 2. Motivation 3. Interconnect

More information

2006 DMSMS Conference Pb-free Solder Technical Issues (Not Including Tin Whiskers)

2006 DMSMS Conference Pb-free Solder Technical Issues (Not Including Tin Whiskers) 2006 DMSMS Conference Pb-free Solder Technical Issues (Not Including Tin Whiskers) Dr. Stephan Meschter BAE Systems LEAP WG Technical Guidelines Handbook Leader Johnson City, NY Phone: 607-770-2332, Email:

More information

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi

More information

JOINT INDUSTRY STANDARD

JOINT INDUSTRY STANDARD JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About

More information

Statement of Work (SOW) inemi Board Assembly TIG BiSn-Based Low-Temperature Soldering Process and Reliability Project

Statement of Work (SOW) inemi Board Assembly TIG BiSn-Based Low-Temperature Soldering Process and Reliability Project Statement of Work (SOW) inemi Board Assembly TIG BiSn-Based Low-Temperature Soldering Process and Reliability Project Version 1.4 Date: December 1, 2015 Project Leader: Raiyo Aspandiar, Intel Corporation

More information

Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages

Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Bhavesh Varia 1, Xuejun Fan 1, 2, Qiang Han 2 1 Department of Mechanical Engineering Lamar

More information

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and

More information

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) 1 Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) Xi Liu Ph.D. Student and Suresh K. Sitaraman, Ph.D. Professor The George W. Woodruff School of Mechanical Engineering Georgia Institute of

More information

The hand soldering process can therefore be defined by the following steps ;

The hand soldering process can therefore be defined by the following steps ; Hand Soldering with Lead Free Alloys Introduction As companies start to implement lead free soldering processes, hand soldering and associated techniques have been identified as key functions in the manufacturing

More information

Solder joint reliability of cavity-down plastic ball grid array assemblies

Solder joint reliability of cavity-down plastic ball grid array assemblies cavity-down plastic ball grid array S.-W. Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo Alto,

More information

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics

More information

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA IPC-AJ-820A Assembly and Joining Handbook The How and Why of All Things PCB & PCA 1 Scope To provide guidelines and supporting info for the mfg of electronic equipment To explain the HOW TO and WHY Discussions

More information

3D-WLCSP Package Technology: Processing and Reliability Characterization

3D-WLCSP Package Technology: Processing and Reliability Characterization 3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging

More information

Packaging Effect on Reliability for Cu/Low k Damascene Structures*

Packaging Effect on Reliability for Cu/Low k Damascene Structures* Packaging Effect on Reliability for Cu/Low k Damascene Structures* Guotao Wang and Paul S. Ho Laboratory of Interconnect & Packaging, TX 78712 * Work supported by SRC through the CAIST Program TRC 2003

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

Flip-Chip Underfill: Materials, Process and Reliability

Flip-Chip Underfill: Materials, Process and Reliability Flip-Chip Underfill: Materials, Process and Reliability Zhuqing Zhang 1, PhD and C.P. Wong 2, PhD 1 Hewlett-Packard Company, Corvallis, OR 97330 2 School of Materials Science and Engineering & Packaging

More information

Lead-Free Inspection Methods. Tom Perrett Marketing Manager Soldertec & Keith Bryant European Sales Manager Dage Precision Industries

Lead-Free Inspection Methods. Tom Perrett Marketing Manager Soldertec & Keith Bryant European Sales Manager Dage Precision Industries Lead-Free Inspection Methods Tom Perrett Marketing Manager Soldertec & Keith Bryant European Sales Manager Dage Precision Industries Overview Look at the solder!! ICP 610D Lead detection fluids Microsectioning

More information

Lead-free soldering materials, some considerations. Presented at FHI conference, Gorinchem November 2005

Lead-free soldering materials, some considerations. Presented at FHI conference, Gorinchem November 2005 Lead-free soldering materials, some considerations Presented at FHI conference, Gorinchem November 2005 Outline Present situation in Europe towards RoHS Industry status Lead-free soldering materials Getting

More information

SOLDER JOINT RELIABILITY TEST SUMMARY

SOLDER JOINT RELIABILITY TEST SUMMARY Project Number: SJR Tracking Code: TC0623-SEAF-SJR-1059 Requested by: Jeremy Wooldridge Date: 05/20/2008 Product Rev: D (SEAF), C (SEAM) Part #: SEAF-50-5.0-S-10-2-A/ SEAM-50-2.0-S-10-2-A SEAF-50-6.5-S-10-1-A/

More information

The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish

The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish Julie Silk 1, Jianbiao Pan 2, Mike Powers 1 1 Agilent Technologies, 1400 Fountaingrove Parkway, Santa Rosa,

More information

Environmentally Preferred Products

Environmentally Preferred Products Environmentally Preferred Products Lead (Pb)-Free, RoHS Compliant Solution May 2006 Customer Communication Let s get clear about RoHS RoHS (EU Directive 2002/95/EC) The official Directive name is Restriction

More information

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be

More information

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,

More information

Low Temperature Lead-Free Production Versus SAC

Low Temperature Lead-Free Production Versus SAC Low Temperature Lead-Free Production Versus SAC Designing a product that has minimal environmental impact for its entire life cycle is very demanding and a real challenge for designers and manufacturers.

More information

LEAD FREE ALLOY DEVELOPMENT

LEAD FREE ALLOY DEVELOPMENT LEAD FREE ALLOY DEVELOPMENT Karl F. Seelig, VP of Technology AIM Cranston, RI. USA. kseelig@aimsolder.com Abstract. When lead-free solders were first introduced to the electronics industry in the early

More information

The Packaging and Reliability Qualification of MEMS Resonator Devices

The Packaging and Reliability Qualification of MEMS Resonator Devices The Packaging and Reliability Qualification of MEMS Resonator Devices Pavan Gupta Vice President, Operations Yin-Chen Lu, Preston Galle Quartz and MEMS Oscillators source: www.ecliptek.com Quartz Oscillators:

More information

Power quad flat no-lead (PQFN) package

Power quad flat no-lead (PQFN) package NXP Semiconductors Application Note Document Number: AN2467 Rev. 5.0, 7/2016 Power quad flat no-lead (PQFN) package 1 Purpose This document provides guidelines for handling and assembly of NXP PQFN packages

More information

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging

More information

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong

More information

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C EPRC 12 Project Proposal Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C 15 th August 2012 Page 1 Motivation Increased requirements of high power semiconductor device

More information

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test 1,2 Tan Cai

More information

MEPTEC Semiconductor Packaging Technology Symposium

MEPTEC Semiconductor Packaging Technology Symposium MEPTEC Semiconductor Packaging Technology Symposium Advanced Packaging s Interconnect Technology Process Shift and Direction October 23, 2014 Jay Hayes- Director of Business Development -Bumping and Flip

More information

Pb-free Challenges for High Complexity Products. inemi Jan 16 th 2008

Pb-free Challenges for High Complexity Products. inemi Jan 16 th 2008 Pb-free Challenges for High Complexity Products inemi Jan 16 th 2008 All Rights Reserved Alcatel-Lucent 2007 Agenda RoHS 101 Typical complex of telecom products (different from consumable) Pb-free Concerns

More information

Unique Failure Modes from use of Sn-Pb and Lead-Free (mixed metallurgies) in PCB Assembly: CASE STUDY

Unique Failure Modes from use of Sn-Pb and Lead-Free (mixed metallurgies) in PCB Assembly: CASE STUDY Unique Failure Modes from use of Sn-Pb and Lead-Free (mixed metallurgies) in PCB Assembly: CASE STUDY Frank Toth, and Gary F. Shade; Intel Corporation, Hillsboro, OR, USA {francis.toth.jr@intel.com, (503)-696-1546}

More information

Head-in-Pillow BGA Defects Karl Seelig AIM Cranston, Rhode Island, USA

Head-in-Pillow BGA Defects Karl Seelig AIM Cranston, Rhode Island, USA Head-in-Pillow BGA Defects Karl Seelig AIM Cranston, Rhode Island, USA Head-in-pillow (HiP), also known as ball-and-socket, is a solder joint defect where the solder paste deposit wets the pad, but does

More information

Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.

Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H. Page 1 of 9 Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* The Authors S.-W. Lee, J.H. Lau** S.-W. Lee, Center for Advanced Engineering

More information

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges

More information

Manufacturing and Reliability Modelling

Manufacturing and Reliability Modelling Manufacturing and Reliability Modelling Silicon Chip C Bailey University of Greenwich London, England Printed Circuit Board Airflow Temperature Stress at end of Reflow Stress Product Performance in-service

More information

Images of Failures in Microelectronics Packaging and Assembly

Images of Failures in Microelectronics Packaging and Assembly Images of Failures in Microelectronics Packaging and Assembly Ed Hare, Ph.D./SEM Lab, Inc. IMAPS NW - Feb. 11th 2004 Redmond, WA http://www.semlab.com 1 What is this? http://www.semlab.com 2 Inner Layer

More information

Failure Modes in Wire bonded and Flip Chip Packages

Failure Modes in Wire bonded and Flip Chip Packages Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization

More information

High Density PoP (Package-on-Package) and Package Stacking Development

High Density PoP (Package-on-Package) and Package Stacking Development High Density PoP (Package-on-Package) and Package Stacking Development Moody Dreiza, Akito Yoshida, *Kazuo Ishibashi, **Tadashi Maeda, Amkor Technology Inc. 1900 South Price Road, Chandler, AZ 85248, U.S.A.

More information

COMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS

COMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS As originally published in the SMTA Proceedings. COMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS Thomas Sanders, Sivasubramanian Thirugnanasambandam

More information

CSP/BGA BOARD LEVEL RELIABILITY. Abstract

CSP/BGA BOARD LEVEL RELIABILITY. Abstract CSP/BGA BOARD LEVEL RELIABILITY, Reza Ghaffarian, Ph.D. Jet Propulsicm Laboratory California Institute of Technology Pasadena, California (81 8) 354-2059 Abstract Different aspects of advanced surface

More information

SCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability

SCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability Voids at / Solder Interface and Their Effects on Solder Joint Reliability Zequn Mei, Mudasir Ahmad, Mason Hu, Gnyaneshwar Ramakrishna Manufacturing Technology Group Cisco Systems, Inc. Acknowledgement:

More information

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy

More information

The Relationship of Components, Alloys and Fluxes, Part 1

The Relationship of Components, Alloys and Fluxes, Part 1 The Relationship of Components, Alloys and Fluxes, Part 1 By Dr. Ning-Cheng Lee Saturday, 01 October 2005 Call it a love triangle or a Bermuda Triangle. Either way, the best alloy may be determined by

More information

Lead Free Assembly: A Practical Tool For Laminate Materials Selection

Lead Free Assembly: A Practical Tool For Laminate Materials Selection Lead Free Assembly: A Practical Tool For Laminate Materials Selection Erik J. Bergum David Humby Isola Abstract: The impending European RoHS legislation, restricting the use of lead containing solders,

More information

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY Herbert J. Neuhaus, Ph.D., and Charles E. Bauer, Ph.D. TechLead Corporation Portland, OR, USA herb.neuhaus@techleadcorp.com ABSTRACT Solder

More information

inemi Project Report on Process Development of BiSn-Based Low-Temperature Solder Pastes

inemi Project Report on Process Development of BiSn-Based Low-Temperature Solder Pastes inemi Project Report on Process Development of BiSn-Based Low-Temperature Solder Pastes Raiyo Aspandiar Intel Corporation raiyo.f.aspandiar@intel.com 1 Co-authors Name Company Name Company Haley Fu inemi,

More information

THERMAL CYCLING RELIABILITY OF CHIP RESISTOR LEAD FREE SOLDER JOINTS

THERMAL CYCLING RELIABILITY OF CHIP RESISTOR LEAD FREE SOLDER JOINTS THERMAL CYCLING RELIAILITY OF CHIP RESISTOR LEAD FREE SOLDER JOINTS Jeffrey C. Suhling, H. S. Gale, R. Wayne Johnson, M. Nokibul Islam, Tushar Shete, Pradeep Lall, Michael J. ozack, John L. Evans Center

More information

DEVELOPMENT OF LEAD-FREE ALLOYS WITH ULTRA-HIGH THERMO- MECHANICAL RELIABILITY

DEVELOPMENT OF LEAD-FREE ALLOYS WITH ULTRA-HIGH THERMO- MECHANICAL RELIABILITY As originally published in the SMTA Proceedings. DEVELOPMENT OF LEAD-FREE ALLOYS WITH ULTRA-HIGH THERMO- MECHANICAL RELIABILITY Pritha Choudhury, Ph.D., Morgana Ribas, Ph.D., Ranjit Pandher, Ph.D., Anil

More information

Certificate of non-use of The Controlled Substances

Certificate of non-use of The Controlled Substances Certificate of non-use of The Controlled Substances Company name Product Covered Thyristor SOT-89 Package Issue Date It is hereby certified by, that there is neither RoHS (EU Directive 2011/65/EU)-restricted

More information

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin Advanced Materials Research Centre (AMREC), SIRIM Berhad, Lot 34, Jalan Hi-Tech 2/3, Kulim

More information

Soldering Immersion Tin

Soldering Immersion Tin Soldering Immersion Tin Rick Nichols and Sandra Heinemann Atotech Deutschland GmbH Berlin, Germany Abstract The stimulating impact of the automotive industry has sharpened focus on immersion tin (i-sn)

More information

TMS320C6x Manufacturing with the BGA Package

TMS320C6x Manufacturing with the BGA Package TMS320C6x Manufacturing with the BGA Package APPLICATION REPORT: SPRA429 David Bell Digital Signal Processing Solutions March 1998 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes

More information

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga ) Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga ) Henry M.W. Sze, Marc Papageorge ASAT Limited 14th Floor, QPL Industrial Building, 138 Texaco Road, Tseun Wan, Hong

More information

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Appendices 1. User Commitment Form 2. Supplier Compliance Form Table of contents 1. Background 2.

More information

Acceptance Testing Of Low-Ag Reflow Solder Alloys

Acceptance Testing Of Low-Ag Reflow Solder Alloys Acceptance Testing Of Low-Ag Reflow Solder Alloys Kris Troxel 1, Aileen Allen 2, Elizabeth Elias Benedetto 3, Rahul Joshi 3 Hewlett-Packard Company 1 Boise, ID, USA 2 Palo Alto, CA, USA 3 Houston, TX,

More information

Environmental Management and Materials Information

Environmental Management and Materials Information Environmental Management and Materials Information Product Content Information for: MAX3622CUE+ Links Qualifications Package Description Chemical Composition Detailed Package Component Data Qualifications

More information

Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging

Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging Y. T. Lin Graduate Assistant C. T. Peng Graduate Assistant K. N. Chiang Associate Professor e-mail: Knchiang@pme.nthu.edu.tw Dept. of Power Mechanical Engineering, National Tsing Hua University, HsinChu

More information

Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware

Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware November 19, 2009 M.Kelly, P.Eng, MBA Senior Engineer, ECAT Interconnect Technology Lead-Free Server Development Core Team

More information

An Innovative High Throughput Thermal Compression Bonding Process

An Innovative High Throughput Thermal Compression Bonding Process An Innovative High Throughput Thermal Compression Bonding Process Li Ming 2 September 2015 Outline Introduction Throughput improved TCB Process Liquid Phase Contact (LPC) bonding Flux-LPC-TCB under inert

More information

Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys

Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys Mehran Maalekian Karl Seelig, V.P. Technology Timothy O Neill, Technical Marketing Manager AIM Solder Cranston, RI Abstract

More information

Thermal Characterization and Lifetime Prediction of LED Boards for SSL Lamp

Thermal Characterization and Lifetime Prediction of LED Boards for SSL Lamp RADIOENGINEERING, VOL. 22, NO. 1, APRIL 2013 245 Thermal Characterization and Lifetime Prediction of LED Boards for SSL Lamp Jan FORMÁNEK, Jiří JAKOVENKO Dept. of Microelectronics, Czech Technical University

More information

Q&A ThinPAK 8x8. New leadless SMD package for CoolMOS. May 2010 V 1.1

Q&A ThinPAK 8x8. New leadless SMD package for CoolMOS. May 2010 V 1.1 Q&A ThinPAK 8x8 New leadless SMD package for CoolMOS May 2010 V 1.1 Contents Package outline Manufacturing Package quality Materials and packing Electrical and thermal characteristics General 2010-01-14

More information

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.

More information

Impact of Intermetallic Growth on the Mechanical Strength of Pb-Free BGA Assemblies

Impact of Intermetallic Growth on the Mechanical Strength of Pb-Free BGA Assemblies Impact of Intermetallic Growth on the Mechanical Strength of Pb-Free BGA Assemblies Patrick Roubaud, Grace Ng, Greg Henshall Hewlett Packard Ronald Bulwith, Robert Herber - Alpha Metals Swaminath Prasad,

More information

Interconnection Reliability of HDI Printed Wiring Boards

Interconnection Reliability of HDI Printed Wiring Boards Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Interconnection Reliability of HDI Printed Wiring Boards Tatsuo Suzuki Nec Toppan Circuit Solutions,

More information

Simulation Study on the Warpage Behavior and Board-level Temperature Cycling Reliability of PoP Potentially for High-speed Memory Packaging

Simulation Study on the Warpage Behavior and Board-level Temperature Cycling Reliability of PoP Potentially for High-speed Memory Packaging Simulation Study on the Warpage Behavior and Board-level Temperature Cycling Reliability of PoP Potentially for High-speed Memory Packaging Wei Sun, W.H. Zhu, Kriangsak Sae Le and H.B. Tan United Test

More information

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test Page 1 of 12 N P All BNP Media LINX Search H i 3 w Want to use this article? CLICK HERE for options!

More information

LGIT CSP Application NOTE. (Lighting)

LGIT CSP Application NOTE. (Lighting) LGIT CSP Application NOTE (Lighting) TABLE OF CONTENTS 1. LGIT CSP Detail -------------- P2 2. LGIT CSP PCB Design -------------- P3 2.1. LGIT CSP Footprint and PCB Pattern -------------- P3 2.2. PCB Substrate

More information

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) Content 1. Geometric properties 1.01. Available ceramic types / thicknesses... 03 1.02. thicknesses (standard)... 03 3. Quality

More information

Conformal Coating over No Clean Flux

Conformal Coating over No Clean Flux Conformal Coating over No Clean Flux Karl Seelig & Timothy O Neill AIM Cranston, Rhode Island. USA. kseelig@aimsolder.com & toneill@aimsolder.com Introduction As the proliferation of modern day electronics

More information

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes Michael J. Carmody Chief Scientist, Intrinsiq Materials Why Use Copper? Lower Cost than Silver. Print on Numerous Substrates.

More information

Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study. Krzysztof Dabrowiecki Jörg Behr

Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study. Krzysztof Dabrowiecki Jörg Behr Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study Krzysztof Dabrowiecki Jörg Behr Overview A little bit of history in applying finite element analysis for probe card

More information

Project Proposal. Cu Wire Bonding Reliability Phase 3 Planning Webinar. Peng Su June 6, 2014

Project Proposal. Cu Wire Bonding Reliability Phase 3 Planning Webinar. Peng Su June 6, 2014 Project Proposal Cu Wire Bonding Reliability Phase 3 Planning Webinar Peng Su June 6, 2014 Problem Statement Background Work of the inemi Cu wire reliability project identified that bonding quality and

More information

Wafer Level Chip Scale Package (WLCSP)

Wafer Level Chip Scale Package (WLCSP) Freescale Semiconductor, Inc. Application Note Document Number: AN3846 Rev. 4.0, 8/2015 Wafer Level Chip Scale Package (WLCSP) 1 Introduction This application note provides guidelines for the handling

More information

Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys

Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys As originally published in the IPC APEX EXPO Conference Proceedings. Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys Mehran Maalekian Karl Seelig, V.P. Technology Timothy

More information

Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages

Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages by Seng Guan Chow, Yaojian Lin, Bernard Adams * and Seung Wook Yoon** STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442

More information

ALT of Lead Free CCAs

ALT of Lead Free CCAs ALT of Lead Free CCAs OPS Value Propositions Ops A La Carte is a Professional Reliability Engineering firm focused on providing confidence in reliability. Flexible method of engagement from end to end

More information

A New Creep Constitutive Model for Eutectic Solder Alloy

A New Creep Constitutive Model for Eutectic Solder Alloy X. Q. Shi e-mail: xqshi@gintic.gov.sg Z. P. Wang Gintic Institute of Manufacturing Technology, Nanyang Drive, Singapore 638075 W. Zhou H. L. J. Pang School of Mechanical & Production Engineering, Nanyang

More information

Flip Chip - Integrated In A Standard SMT Process

Flip Chip - Integrated In A Standard SMT Process Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical

More information

Wafer/Panel Level Package Flowability and Warpage Project. Call for Sign-up Webinar

Wafer/Panel Level Package Flowability and Warpage Project. Call for Sign-up Webinar Wafer/Panel Level Package Flowability and Warpage Project Call for Sign-up Webinar Project Chair: Renn Chan Ooi, Intel Corporation Tanja Braun, Fraunhofer IZM inemi Staff: Haley Fu Session 2: Thursday,

More information

Creep Rates and Stress Relaxation for Micro-sized Lead-free Solder Joints

Creep Rates and Stress Relaxation for Micro-sized Lead-free Solder Joints Creep Rates and Stress Relaxation for Micro-sized Lead-free Solder Joints Summary This Note describes a new method for the measurement of some materials properties of lead-free solders, in particular the

More information

The No Lead manufacturing Initiative

The No Lead manufacturing Initiative The No Lead manufacturing Initiative Dr. Srinivas T. Rao UCLA Workshop on Lead-free Solder for Electronic, Optical, and MEMs Packaging and Manufacturing September 5 th 2002 Address Mfg. Needs of OEMs and

More information

IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY PART B, VOL. 20, NO. 1, FEBRUARY

IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY PART B, VOL. 20, NO. 1, FEBRUARY IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY PART B, VOL. 20, NO. 1, FEBRUARY 1997 87 Effect of Intermetallic Compounds on the Thermal Fatigue of Surface Mount Solder Joints

More information

Bridging Supply Chain Gap for Exempt High-Reliability OEM s

Bridging Supply Chain Gap for Exempt High-Reliability OEM s Bridging Supply Chain Gap for Exempt High-Reliability OEM s Hal Rotchadl hrotchadl@premiers2.com www.premiers2.com Premier Semiconductor Services Tempe, AZ RoHS exempt high reliability OEMs breathed a

More information

Guidelines for Vishay Sfernice Resistive and Inductive Components

Guidelines for Vishay Sfernice Resistive and Inductive Components VISHAY SFERNICE www.vishay.com Resistive and Inductive Products By Pascale Nagy Caution: Information included in product datasheets are ing to the general information given in this 1. STORAGE RECOMMENDATION

More information