q p P : Si : : : : Si : : : Si : Si : Si : : Extra free e - Dope Here, energy to get 1/26/10 Lecture Topics: Silicon

Size: px
Start display at page:

Download "q p P : Si : : : : Si : : : Si : Si : Si : : Extra free e - Dope Here, energy to get 1/26/10 Lecture Topics: Silicon"

Transcription

1 EE 143 Microfbriction Technology Lecture 3 Mterils II 1/26/10 Reding portions throughout Jeger Lecture Topics licon licon Dioxide licon Nitride Aluminum & Other Metls In this course, the focus will be on silicon microfbriction, but the methods used re lso relevnt to other mteril systems, e.g., gllium rsenide, InP, etc. Mterils in licon-bsed Microfbriction Four bsic mterils () licon (single crystl; polycrystlline) (b) licon Dioxide (c) licon Nitride (d) Aluminumm & Other Metls Mterils for dvnced processes Tungsten, silicides, polyimide Need to consider three min items for ech mteril Electricl chrcteristics Chemicl chrcteristics (i.e., stbility) Usge in IC s () licon () (i) ngle Crystl licon () Electricl semiconductor Cn chnge its conductivity by introducing impurities, clled dopnts Semiconductors re not very conductive To mke them conductive, replce silicon toms in the lttice with dopnt toms tht hve vlence bnds with fewer or more e - s thn the 4 of If more e - s, then the dopnt is donor P, As The extr e - is effectively relesed from the bonded toms to join cloud of free e - s, free to move like e - s in metl Extr free e -.. P. Dope P. The lrger the # of donor toms, the lrger the # of free e - s the higher the conductivity Here, energy (e.g., het tht rises temperture) cn give n e - in the vlence bnd sufficient energy to get to the conduction bnd This puts n e - in the conduction bnd nd h + in the vlence bnd, both of whichh cn conduct Doping bsiclly dds n tom with one e - tht is only loosely held to the tom; so very little energy (e.g., from n electric field) is needed to strip it from the tom nd let it wnder the conduction bnd If it hs fewer e - s thn silicon, then the dopnt is n cceptor B Lck of n e - = hole = h + When e - s move into h + s, the h + s effectively move in the opposite direction h + is mobile (+) chrge crrier Conductivity Eqution chrge mgnitude on n electron conductivity σ = qμ n n + qμ p electron mobility electron density q p hole mobility hole density If fewer e - s, then dopnt is n cceptor B Lck of n e - = hole = h + When e - s move into h + s, the h + s effectively move in the opposite direction h + is mobile (+) chrge crrier Nomenclture n- = lightly doped (1014 to 1017) n = modertely doped (1017 to 1019) n+ = hevily doped (>1019) Chemicl rther inert, but cn be etched in KOH, HNO3/HF Ltter rection forms oxide first, then etches the oxide with HF Usge in IC s ctive devices (obviously), but lso locl interconnect, resistors 1

2 EE 143 Micro E ofbriction Technology T L Lecture 3 M terils II Plne nomenclture e Miller indic ces z z (1110) plne e y y (110 0) plne ] to th his vector licon Wfe er single-cry ystl silicon [110] x coordinte (1,1,0) defines vector [1111] ] (111) plne coordin te (1,1,1), (111)) plne to resulting vector licon crysttllogrphy licon hss bsic dim mond structurre two merge ed fce-centtered cubic (F FCC) crystl structures s In FCC, toms re ssu umed to touch long fce digonls Plness on silicon wfer Verry pure 1 in 1010 impurity level 2

3 EE 143 Microfbriction Technology Lecture 3 Mterils II Very low defect density 1-3/cm 2 Different sizes over the yers (50mm) (75mm) (100mm) (125mm) (150mm) (200mm) (300mm) (450mm) Why go to lrger wfers? 1. Qulity goes up (will explin lter) 2. Yield gets better (reduces cost/chip) Of course, the clenliness of the clen room lso gretly influences the yield Clss 100 no more thn 100 prticles lrger thn 0.5 μm in one cubic meter In ddition, you cn get more chips on lrger wfer, since you wste less spce long the edges Doping concentrtion/resistivity Type either p or n Concentrtion cm m -3 Fltness Very importnt for lithogrphy, where focusing is needed For 8 wfer, fltness must be better thn ±200nm Polishing technology criticl for wfer production Wfer production Generlly use the Czochrlski method, invented by Jn Czochrlski in 1916 while investigting the crystlliztion rtes of metls Finished crystl cn be up to 2 meters long Must control temperture nd velocity fields during crystl growth to minimize defects Wfer orienttion (ii) Polycrystlline silicon (poly) Bsiclly, grins of silicon Electricl Result conducts when doped, like single crystl silicon, but now hs grin boundries tht impede 3

4 EE 143 Microfbriction Technology Lecture 3 Mterils II conduction t low to moderte doping levels (nd increse conduction t extremely high degenerte doping levels) Chemicl sme s single crystl silicon Usge in IC s gte mteril in MOSFET s, locl interconnect Doping concentrtion/resistivity Also used quite hevily in MEMS s structurl mteril Deposition Most common technique chemicl vpor deposition (CVD) This lmost binry resistnce dependence on doping is firly unique to polysilicon nd quite useful why does it hppen? If you pply n E-field, then If low doping, e - s cn t get b the grin boundries; they get trpped in the trps If high doping, e - s cn now get by the grin boundries (b) licon Dioxide (O 2 ) Amorphous structure (this is NOT qurtz) Electricl insultor Resistivity Ω cm Compre to Al s 10-5 Ω cm Chemicl firly inert, but etches in HF Usge in IC s gte dielectric in MOSFET, scrificil lyer in MEMS Grin size strong function of temperture Depends on the bility of dtoms to run round nd find the lowest energy stte loctions leds to lrge grin size At 610 o C, grin size is 200nm or so At 585 o C, the comes down morphous, but then cn be crystllized into very fine grins by nneling Cn be deposited or grown thermlly (c) licon Nitride ( 3 N 4 ) Electricl insultor 4

5 EE 143 Microfbriction Technology Lecture 3 Mterils II Chemicl firly inert, but etches in hot phosphoric cid Usge in IC s insultor, s in metl-to-metl insultion in MOSFET s nd interconnect insultion in MEMS Usully deposited vi chemicl vpor deposition (CVD) Rectnts H 4 + NH 3 (d) Aluminum (Al) Electricl conductor; 20x10-6 Ω cm Chemicl ctive; cn be etched in mny cids Usge in IC s interconnect; gte mteril (metl gte technology before 1974, nd fter 2007) Deposited vi therml evportion, e-bem evportion, or sputtering Melting point ~550 o C Structure In IC s, the polycrystlline form is normlly seen, with grins on the order of 100nm Why is Al preferred mong mny other metls? Wht do we wnt in metl? It must conduct. It must stick to O 2. Al does both of these Au, Ag, nd other metls cn be used, but they require lyer between them nd the O 2 to help them stick (need n dhesion lyer)

Chapter 3: The Structure of Crystalline Solids

Chapter 3: The Structure of Crystalline Solids Chpter 3: The Structure of Crystlline Solids ISSUES TO ADDRESS... How do toms ssemble into solid structures? Exmples of dependence of mteril property on its crystl structure Chpter 3-1 Crystlline mterils...

More information

PY2N20 Material Properties and Phase Diagrams

PY2N20 Material Properties and Phase Diagrams PY2N20 Mteril Properties nd Phse Digrms ecture 5 P. tmenov, PhD chool of Physics, TCD PY2N20-5 Phse Digrms - Introduction How much cn be done with pure elementl compounds? How mny combintions of elements

More information

[ HOCl] Chapter 16. Problem. Equilibria in Solutions of Weak Acids. Equilibria in Solutions of Weak Acids

[ HOCl] Chapter 16. Problem. Equilibria in Solutions of Weak Acids. Equilibria in Solutions of Weak Acids Equilibri in Solutions of Wek Acids Chpter 16 Acid-Bse Equilibri Dr. Peter Wrburton peterw@mun.c http://www.chem.mun.c/zcourses/1011.php The dissocition of wek cid is n equilibrium sitution with n equilibrium

More information

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography

More information

Process Flow in Cross Sections

Process Flow in Cross Sections Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat

More information

Three-Phase Wound-Rotor Induction Machine with Rotor Resistance

Three-Phase Wound-Rotor Induction Machine with Rotor Resistance Exercise 2 Three-Phse Wound-Rotor Induction Mchine with Rotor Resistnce EXERCISE OBJECTIVE When you hve completed this exercise, you will know the effects of vrying the rotor resistnce of three-phse wound-rotor

More information

The Effects of Pre-Existing Voids on Electromigration Lifetime Scaling

The Effects of Pre-Existing Voids on Electromigration Lifetime Scaling The Effects of Pre-Existing Voids on Electromigrtion Lifetime Scling Crl V. Thompson nd Zung-Sun Choi* Dept. of Mterils Science nd Engineering Msschusetts Institute of Technology Cmbridge, MA 02139 USA

More information

THERMODYNAMICS OF As, Sb AND Bi DISTRIBUTION DURING REVERB FURNACE SMELTING

THERMODYNAMICS OF As, Sb AND Bi DISTRIBUTION DURING REVERB FURNACE SMELTING Journl of Mining nd Metllurgy, 38 (1 2) B (2002) 93-102 THERMODYNAMICS OF As, Sb AND Bi DISTRIBUTION DURING REVERB FURNACE SMELTING N.Mitevsk* nd @.D.@ivkovi}** *RTB BOR, Copper Institute, 19210 Bor, Yugoslvi

More information

Simulation of Die Casting Process in an Industrial Helical Gearbox Flange Die

Simulation of Die Casting Process in an Industrial Helical Gearbox Flange Die Simultion of Die Csting Process in n Industril Helicl Gerbox Flnge Die Mehdi Modbberifr, Behrouz Rd, Bhmn Mirzkhni Abstrct Flnges re widely used for connecting vlves, pipes nd other industril devices such

More information

Lecture 22: Integrated circuit fabrication

Lecture 22: Integrated circuit fabrication Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................

More information

Chapter 9: PHASE DIAGRAM

Chapter 9: PHASE DIAGRAM Chpter 9: PHASE DIAGRAM ISSUES TO ADDRESS... When we combine two elements... wht is the resulting equilibrium stte? In prticulr, if we specify... -- the composition (e.g., wt% Cu - wt% Ni), nd -- the temperture

More information

EE 434 Lecture 9. IC Fabrication Technology

EE 434 Lecture 9. IC Fabrication Technology EE 434 Lecture 9 IC Fabrication Technology Quiz 7 The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40 /, determine the resistance between nodes A and

More information

Surface micromachining and Process flow part 1

Surface micromachining and Process flow part 1 Surface micromachining and Process flow part 1 Identify the basic steps of a generic surface micromachining process Identify the critical requirements needed to create a MEMS using surface micromachining

More information

Report to the Southwest Florida Water Management District. Effects of Microsprinkler Irrigation Coverage on Citrus Performance

Report to the Southwest Florida Water Management District. Effects of Microsprinkler Irrigation Coverage on Citrus Performance Report to the Southwest Florid Wter Mngement District Effects of Microsprinkler Irrigtion Coverge on Citrus Performnce L. R. Prsons University of Florid Institute of Food nd Agriculturl Sciences Citrus

More information

Pre-Plant Broadcast Urea in Direct Seeding, A Logistical Return to the Past? Tom Jensen

Pre-Plant Broadcast Urea in Direct Seeding, A Logistical Return to the Past? Tom Jensen Pre-Plnt Brodcst Ure in Direct Seeding, A Logisticl Return to the Pst? Tom Jensen Interntionl Plnt Nutrition Institute (IPNI), Northern Gret Plins Director 102-411 Downey Rd., Ssktoon, SK S7N 4L8 Ph: 306-652-3467

More information

6.1 Damage Tolerance Analysis Procedure

6.1 Damage Tolerance Analysis Procedure 6. Dmge Tolernce Anlysis Procedure For intct structure the nlysis procedures for Slow Crck Growth nd Fil Sfe structure re essentilly the sme. An initil flw is ssumed nd its growth is nlyzed until filure

More information

High strength fine grained structural steel, thermo-mechanically rolled, for high temperature application

High strength fine grained structural steel, thermo-mechanically rolled, for high temperature application P420M HT High strength fine grined structurl steel, thermo-mechniclly rolled, for high temperture ppliction Specifiction DH-E52-D, edition April 2016 1 P420M HT is high strength thermomechniclly rolled

More information

Epitaxial Growth and Properties of Silicon on Crystalline Rare-Earth-Metal Oxide for SOI-Applications

Epitaxial Growth and Properties of Silicon on Crystalline Rare-Earth-Metal Oxide for SOI-Applications ISSN 1392 1320 MATERIALS SCIENCE (MEDŽIAGOTYRA). Vol. 15, No. 1. 2009 Epitxil Growth nd Properties of Silicon on Crystlline Rre-Erth-Metl Oxide for SOI-Applictions Rytis DARGIS 1, Andres FISSEL 1, Eerhrd

More information

INTERSTITIAL VOIDS IN TETRAHEDRALLY AND IN THREE-FOLD BONDED ATOMIC NETWORKS

INTERSTITIAL VOIDS IN TETRAHEDRALLY AND IN THREE-FOLD BONDED ATOMIC NETWORKS Journl of Non-Oxide Glsses Vol. 5, No 2, 2013, p. 21-26 INTERSTITIAL VOIDS IN TETRAHEDRALLY AND IN THREE-FOLD BONDED ATOMIC NETWORKS F. SAVA, M. POPESCU *, I.D. SIMANDAN, A. LŐRINCZI, A. VELEA Ntionl Institute

More information

3rd IASME/WSEAS Int. Conf. on Energy & Environment, University of Cambridge, UK, February 23-25, 2008

3rd IASME/WSEAS Int. Conf. on Energy & Environment, University of Cambridge, UK, February 23-25, 2008 3rd IASME/WSEAS Int. Conf. on Energy & Environment, University of Cmbridge, UK, Februry 23-25, 2008 Severl Test Results on Erthing-Resistnce-Estimtion Instrument HITOSHI KIJIMA Electricl Engineering Deprtment

More information

id : class06 passwd: class06

id : class06 passwd: class06 http://wwwee.stanford.edu/class_directory.php http://ocw.mit.edu/ocwweb/index.htm http://nanosioe.ee.ntu.edu.tw id : class06 passwd: class06 Display and OLED Market OLED on glass only ~US$ 0.5B in 04,

More information

Name Period Date. Grade 7 Unit 1 Assessment. 1. The number line below shows the high temperature in Newark, in degrees Fahrenheit, on Monday.

Name Period Date. Grade 7 Unit 1 Assessment. 1. The number line below shows the high temperature in Newark, in degrees Fahrenheit, on Monday. Nme Period Dte Grde 7 Unit 1 Assessment For multiple choice questions, circle the est nswer. For ll other questions, respond in the spce provided. 1. The numer line elow shows the high temperture in Newrk,

More information

Three-Phase Wound-Rotor Induction Machine with a Short- Circuited Rotor

Three-Phase Wound-Rotor Induction Machine with a Short- Circuited Rotor Exercise 1 Three-Phse Wound-Rotor Induction Mchine with Short- Circuited Rotor EXERCISE OBJECTIVE When you hve completed this exercise, you will know how three-phse woundrotor induction mchine cn operte

More information

Nonlinear Mixed Effects Model for Swine Growth

Nonlinear Mixed Effects Model for Swine Growth Nonliner Mixed Effects Model for Swine Growth A. P. Schinckel nd B. A. Crig Deprtment of Animl Sciences nd Deprtment of Sttistics, Purdue University Introduction Severl nonliner growth functions model

More information

PIG SLURRY TREATMENT STRATEGY IN A HIGH LIVESTOCK CONCENTRATION AREA: ANAEROBIC DIGESTION AS THE KEY PROCESS

PIG SLURRY TREATMENT STRATEGY IN A HIGH LIVESTOCK CONCENTRATION AREA: ANAEROBIC DIGESTION AS THE KEY PROCESS PIG SLURRY TREATMENT STRATEGY IN A HIGH LIVESTOCK CONCENTRATION AREA: ANAEROBIC DIGESTION AS THE KEY PROCESS A. Bonmtí 1 nd X. Flotts 2 1 Lortory of Chemicl Engineering nd Environment. University of Giron,

More information

SINGLE SIDED WAFER THINNING FOR 3D INTEGRATION

SINGLE SIDED WAFER THINNING FOR 3D INTEGRATION SINGLE SIDED WAFER THINNING FOR 3D INTEGRATION Ricrdo I. Fuentes, Ph.D. Mterils nd Technologies, Corp. (MATECH) Poughkeepsie, NY 12601 ABSTRACT High uniformity, single-sidedd wfer thinning is n enbling

More information

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania 1 EE 560 FABRICATION OF MOS CIRCUITS 2 CMOS CHIP MANUFACTRING STEPS Substrate Wafer Wafer Fabrication (diffusion, oxidation, photomasking, ion implantation, thin film deposition, etc.) Finished Wafer Wafer

More information

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation. Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed

More information

Precipitation and Hardening in Magnesium Alloys

Precipitation and Hardening in Magnesium Alloys Precipittion nd Hrdening in Mgnesium Alloys JIAN-FENG NIE Mgnesium lloys hve received n incresing interest in the pst 12 yers for potentil pplictions in the utomotive, ircrft, erospce, nd electronic industries.

More information

STRUCTURAL AND ELECTRICAL PROPERTIES OF ANNEALED NICKEL OXIDE (NiO) THIN FILMS PREPARED BY CHEMICAL BATH DEPOSITION

STRUCTURAL AND ELECTRICAL PROPERTIES OF ANNEALED NICKEL OXIDE (NiO) THIN FILMS PREPARED BY CHEMICAL BATH DEPOSITION Journl of Ovonic Reserch Vol. 9, No. 1, Jnury Ferury 2013, p. 9-15 STRUCTURAL AND ELECTRICAL PROPERTIES OF ANNEALED NICKEL OXIDE (NiO) THIN FILMS PREPARED BY CHEMICAL BATH DEPOSITION J. C. OSUWA *, G.

More information

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Semiconductor Manufacturing Technology. IC Fabrication Process Overview Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you

More information

Business Continuity Software Buyer s Guide

Business Continuity Software Buyer s Guide Business Continuity Softwre Buyer s Guide Opertionlly strtegic nd deployble, business continuity plns re criticl to ensuring your orgniztion cn survive nd succeed following n unplnned incident. Mny orgniztions

More information

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents UNIT I INTRODUCTION: Introduction to IC Technology MOS, PMOS, NMOS, CMOS & BiCMOS technologies. BASIC ELECTRICAL PROPERTIES : Basic Electrical

More information

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD) This page discusses the CVD processes often used for integrated circuits (ICs). Particular materials are deposited best under particular conditions. Facilitation recommendations are at the bottom of the

More information

Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance Metallization Interconnects Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance

More information

ESTIMATION OF FATIGUE STRESS CONCENTRATION FACTOR IN THE ZONE OF ELASTIC-PLASTIC STRAIN

ESTIMATION OF FATIGUE STRESS CONCENTRATION FACTOR IN THE ZONE OF ELASTIC-PLASTIC STRAIN ESTIMATIO OF FATIGUE STRESS COCETRATIO FACTOR I THE ZOE OF ELASTIC-PLASTIC STRAI D. JELASA Fculty of Electricl Engineering, Mechnicl Engineering nd vl Architecture, University of Split, R. Bošković b.b.,

More information

Lecture 2. Fabrication and Layout

Lecture 2. Fabrication and Layout Lecture 2 Fabrication and Layout Mark Horowitz Modified by Azita Emami Computer Systems Laboratory Stanford University azita@stanford.edu 1 Overview Reading W&E 3.1(scan), 3.2.1, 3.3.1 - Fabrication W&E

More information

Silicon Wafer Processing PAKAGING AND TEST

Silicon Wafer Processing PAKAGING AND TEST Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)

More information

API6A MATERIAL SERVICE CATEGORIES & RATING LEVELS

API6A MATERIAL SERVICE CATEGORIES & RATING LEVELS ADELAIDE BRISBANE PERTH API6A MATERIAL SERVICE CATEGORIES & RATING LEVELS OVERVIEW STANDARDS Austrlin Pipeline Vlve (APV) stndrds comply with technicl specifiction API-6A. The description for APV equipment

More information

Tanya Aycan Baser and Marcello Baricco

Tanya Aycan Baser and Marcello Baricco Glss Rev.Adv.Mter.Sci. forming bility 18(2008) of 1-76 50 (M=none, Al, Nb) bulk metllic glsses 71 GLASS FORMING ABILITY OF (M=NONE, Al, Nb) BULK METALLIC GLASSES Tny Aycn Bser nd Mrcello Bricco Diprtimento

More information

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1 Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1 LECTURE 030 INTEGRATED CIRCUIT TECHNOLOGY - I (References [7,8]) Objective The objective of this presentation is: 1.) Illustrate integrated

More information

200mm Next Generation MEMS Technology update. Florent Ducrot

200mm Next Generation MEMS Technology update. Florent Ducrot 200mm Next Generation MEMS Technology update Florent Ducrot The Most Exciting Industries on Earth Semiconductor Display Solar 20,000,000x reduction in COST PER TRANSISTOR in 30 years 1 20x reduction in

More information

Chapter 2. Density 2.65 g/cm 3 Melting point Young s modulus Tensile strength Thermal conductivity Dielectric constant 3.

Chapter 2. Density 2.65 g/cm 3 Melting point Young s modulus Tensile strength Thermal conductivity Dielectric constant 3. Chapter 2 Thin Film Materials Thin films of Silicon dioxide, Silicon nitride and Polysilicon have been utilized in the fabrication of absolute micro pressure sensor. These materials are studied and discussed

More information

Adhesiveness of Cold Rolled Steels for Car Body Parts

Adhesiveness of Cold Rolled Steels for Car Body Parts Mterils Reserch, Vol. 10, No. 3, 267-271, 2007 2007 Adhesiveness of Cold Rolled Steels for Cr Body Prts Kleiner Mrques Mrr, Evndro de Azevedo Alvreng, Vicente Tdeu Lopes Buono b * Usimins Reserch nd Development

More information

recessive lozenge-shaped-fly-eye "alleles" in trans: recessive lozenge-shaped-fly-eye "alleles" in trans:

recessive lozenge-shaped-fly-eye alleles in trans: recessive lozenge-shaped-fly-eye alleles in trans: Wht do we men (wht hve we ment) y " gene": Reding for lectures 15-17 (We F27, Fr F29, We M5) Chp 8: from 258 (Nonoverlpping...) to 261 ( Crcking) & from 285 (8.6) to 293 (end of "essentil concepts) Chp

More information

Lecture 10: MultiUser MEMS Process (MUMPS)

Lecture 10: MultiUser MEMS Process (MUMPS) MEMS: Fabrication Lecture 10: MultiUser MEMS Process (MUMPS) Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, 1 Recap Various VLSI based

More information

Selective Laser Sintering of Calcium Polyphosphate: Finite Element Modeling and Experiments

Selective Laser Sintering of Calcium Polyphosphate: Finite Element Modeling and Experiments JLMN-Journl of Lser Micro/Nnoengineering Vol. 4, No. 1, 9 Selective Lser Sintering of Clcium Polyphosphte: Finite Element Modeling nd Experiments Yser Shnjni, Ehsn Toyserni Rpid Prototyping Lbortory, Deprtment

More information

National Semiconductor LM2672 Simple Switcher Voltage Regulator

National Semiconductor LM2672 Simple Switcher Voltage Regulator Construction Analysis National Semiconductor LM2672 Simple Switcher Voltage Regulator Report Number: SCA 9712-570 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,

More information

CuAlSe2 Thin Films Obtained by Chalcogenization

CuAlSe2 Thin Films Obtained by Chalcogenization CuAlSe2 Thin Films Obtined by Chlcogenizti S. Mrsillc, K. Benchouk, C. El Moctr, J. Bernède, J. Pouzet, A. Khellil, M. Jmli To cite this versi: S. Mrsillc, K. Benchouk, C. El Moctr, J. Bernède, J. Pouzet,

More information

Irrigation Costs for Tomato Production in Florida * 1

Irrigation Costs for Tomato Production in Florida * 1 AE74 Irrigtion Costs for Tomto Production in Florid * 1 D.J. Pitts, A.G. Smjstrl, D.Z. Hmn nd G.A. Clrk 2 Seepge irrigtion is the most common method of irrigting tomtoes in Florid tody. This method pplies

More information

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook: HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,

More information

Your expert around cell culture. Serum-Free Media

Your expert around cell culture. Serum-Free Media Your expert round cell culture Serum-Free Medi Cell culture goes vegn! Overview pge 3 Serum substitutes pge 4 Medi for lymphocytes pge 5 Medi for stem cell cultures pge 6 Other cell specific serum-free

More information

EE C245 ME C218 Introduction to MEMS Design Fall 2011

EE C245 ME C218 Introduction to MEMS Design Fall 2011 Lecture Outline EE C245 ME C218 Introduction to MEMS Design Fall 2011 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720

More information

Study on Dual Modification of Al-17%Si Alloys by Structural Heredity

Study on Dual Modification of Al-17%Si Alloys by Structural Heredity Metls 2015, 5, 1112-1126; doi:10.3390/met5021112 Article OPEN ACCESS metls ISSN 2075-4701 www.mdpi.com/journl/metls/ Study on Dul Modifiction of Al-17%Si Alloys y Structurl Heredity Jing Zhng 1, *, Hongmei

More information

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009 Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology

More information

Surface Micromachining

Surface Micromachining Surface Micromachining Outline Introduction Material often used in surface micromachining Material selection criteria in surface micromachining Case study: Fabrication of electrostatic motor Major issues

More information

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 33 Problems in LOCOS + Trench Isolation and Selective Epitaxy So, we are discussing

More information

Primer in Population Genetics

Primer in Population Genetics Primer in Popultion Genetics Hierrchicl Orgniztion of Genetics Diversity Primer in Popultion Genetics Defining Genetic Diversity within Popultions Polymorphism number of loci with > 1 llele Number of lleles

More information

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high vacuum ~10-7 torr Removes residual gases eg oxygen from

More information

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 118 Lecture #5: MOS Fabrication Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 3 this week, report due next week HW 3 due this Friday at 4

More information

Semiconductor Technology

Semiconductor Technology Semiconductor Technology von A bis Z Metallization www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Metallization 1 1.1 Requirements on metallization........................

More information

Novel Method for Synthesis of Nano-Materials: Combustion of Active Impregnated Layers**

Novel Method for Synthesis of Nano-Materials: Combustion of Active Impregnated Layers** DOI: 1.12/dem.2776 Novel Method for Synthesis of Nno-Mterils: Comustion of Active Impregnted Lyers** By Alexnder S. Muksyn*ndPeter Dink Nnomterils with chrcteristic structurl dimensions on the order of

More information

Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance Metallization Interconnects Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance

More information

Hitachi A 64Mbit (8Mb x 8) Dynamic RAM

Hitachi A 64Mbit (8Mb x 8) Dynamic RAM Construction Analysis Hitachi 5165805A 64Mbit (8Mb x 8) Dynamic RAM Report Number: SCA 9712-565 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone:

More information

Topic 7. Acids, Bases, Buffers, Titrations, Polyprotic acids

Topic 7. Acids, Bases, Buffers, Titrations, Polyprotic acids Topic 7 cids, Bses, Buffers, Titrtions, Polyprotic cids Conjugte cids & bses Strengths of cids & bses strong cid or strong bse is completely dissocited in queous solution. Wek cids nd Wek Bses Crboxylic

More information

Advanced CMOS Process Technology Part 3 Dr. Lynn Fuller

Advanced CMOS Process Technology Part 3 Dr. Lynn Fuller MICROELECTRONIC ENGINEERING ROCHESTER INSTITUTE OF TECHNOLOGY Part 3 Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee Electrical and Microelectronic Engineering Rochester Institute of Technology 82

More information

CMOS Manufacturing Process

CMOS Manufacturing Process CMOS Manufacturing Process CMOS Process A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 n+ p-well p-epi poly n-well p+ SiO 2 p+ Dual-Well Trench-Isolated CMOS Process Circuit Under Design V

More information

THE QUALITY OF CAST IRON SURFACE CREATED AS THE RESULT OF HOT - DIP ZINC GALVANIZING PRECEDED BY HIGH TEMPERATURE OXIDATION

THE QUALITY OF CAST IRON SURFACE CREATED AS THE RESULT OF HOT - DIP ZINC GALVANIZING PRECEDED BY HIGH TEMPERATURE OXIDATION THE QUALITY OF CAST IRON SURFACE CREATED AS THE RESULT OF HOT - DIP ZINC GALVANIZING PRECEDED BY HIGH TEMPERATURE OXIDATION Driusz JEDRZEJCZYK, Mciej HAJDUGA University of Bielsko-Bil, 43-309 Bielsko-Bil,

More information

Effects of process parameters on quality of squeeze casting A356 alloy

Effects of process parameters on quality of squeeze casting A356 alloy Effects of process prmeters on qulity of squeeze csting A356 lloy Q. M. Chng* 1, C. J. Chen 1, S. C. Zhng 1, D. Schwm 2 nd J. F. Wllce 2 This investigtion hs studied the influence of the vrious csting

More information

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very high voltages (10-600 KeV) Use analyzer to selection charge/mass

More information

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS INTRODUCTION TO Semiconductor Manufacturing Technology SECOND EDITION Hong Xiao TECHNISCHE INFORMATIONSBiBUOTHEK UNIVERSITATSBIBLIOTHEK HANNOVER SPIE PRESS Bellingham,Washington USA Contents Preface to

More information

2. HOLISTIC DESIGN APPROACH

2. HOLISTIC DESIGN APPROACH roceedings World Geotherml Congress 200 Bli, Indonesi, 25-29 April 200 Holistic Design Approch for Geotherml Binry ower lnts with Optimized Net Electricity rovision Stephnie Frick, Stefn Krnz2 nd Ali Sdt3

More information

SURFACE MICROMACHINING

SURFACE MICROMACHINING SURFACE MICROMACHINING Features are built up, layer by layer on the surface of a substrate. Surface micromachined devices are much smaller than bulk micromachined components. Nature of deposition process

More information

Isolation Technology. Dr. Lynn Fuller

Isolation Technology. Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041

More information

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between 2 materials Need strong selectivity from masking

More information

Intel Pentium Processor W/MMX

Intel Pentium Processor W/MMX Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:

More information

VLSI Technology. By: Ajay Kumar Gautam

VLSI Technology. By: Ajay Kumar Gautam By: Ajay Kumar Gautam Introduction to VLSI Technology, Crystal Growth, Oxidation, Epitaxial Process, Diffusion Process, Ion Implantation, Lithography, Etching, Metallization, VLSI Process Integration,

More information

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material on any substrate (in principal) Start with pumping down

More information

The PHOENIX Company of Chicago

The PHOENIX Company of Chicago SPECIFICTIONS:.) MTERILS: INSERTS: VLOX, TYPE GPT-0F, PER MIL-M-59. SHELLS: COLD ROLLED STEEL, PER S 568 ND S 60..) FINISHES ND COLOR: INSERT: LCK. SHELLS: RoHS COMPLINT, HIGH RESISTNCE CLER CHROMTE OVER

More information

In the steel industry, environmental concerns and the

In the steel industry, environmental concerns and the Rotry herth furnce dvnced design methods A computtionl fluid dynmic model ble to simulte industril heting furnces hs been used to help revmp the rotry herth furnce t TenrisDlmine pipe mill. The model is

More information

EFFECT OF TEMPERATURE ON ADHESION OF CLAY SOIL TO STEEL

EFFECT OF TEMPERATURE ON ADHESION OF CLAY SOIL TO STEEL Cercetări Agronomice în Moldov Vol. XLV, No. 2 (150) / 2012 EFFECT OF TEMPERATURE ON ADHESION OF CLAY SOIL TO STEEL B. AZADEGAN 1, J. MASSAH 2 * *E-mil: jmssh@ut.c.ir Received April 14, 2012 ABSTRACT.

More information

Available online at ScienceDirect. Procedia Materials Science 11 (2015 ) 55 60

Available online at  ScienceDirect. Procedia Materials Science 11 (2015 ) 55 60 Aville online t www.sciencedirect.com ScienceDirect Procedi Mterils Science 11 (2015 ) 55 60 5th Interntionl Biennil Conference on Ultrfine Grined nd Nnostructured Mterils, UFGNSM15 The Effect of L-Intermetllic

More information

CMOS FABRICATION. n WELL PROCESS

CMOS FABRICATION. n WELL PROCESS CMOS FABRICATION n WELL PROCESS Step 1: Si Substrate Start with p- type substrate p substrate Step 2: Oxidation Exposing to high-purity oxygen and hydrogen at approx. 1000 o C in oxidation furnace SiO

More information

Motorola PC603R Microprocessor

Motorola PC603R Microprocessor Construction Analysis Motorola PC603R Microprocessor Report Number: SCA 9709-551 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:

More information

Solution Chemistry of Molten Amide-Nitrate Eutectics

Solution Chemistry of Molten Amide-Nitrate Eutectics Solution Chemistry of Molten Amide-Nitrte Eutectics b E. L EWEKA nd b D. H. KERRIDGE Deprtment of Chemistry, University of Southmpton, Highfield, Southmpton, SO 7 IB J United Kingdom Deprtment of Engineering

More information

Effect of Composition and Synthesis Route on Structure and Luminescence of NaBaPO4:Eu 2+ and ZnAl2O4:Eu 3+

Effect of Composition and Synthesis Route on Structure and Luminescence of NaBaPO4:Eu 2+ and ZnAl2O4:Eu 3+ Proc. 14th Int. Conf. on Glol Reserch nd Eduction, Inter-Acdemi 201 JJAP Conf. Proc. 4 (2016) 011104 2016 The Jpn Society of Applied Physics Effect of Composition nd Synthesis Route on Structure nd Luminescence

More information

IMAGING PHASES IN STEELS

IMAGING PHASES IN STEELS Hints for IMAGING PHASES IN STEELS Some techniques lerned from experience cn help metllogrphers identify certin phses in steels. G. F. Vnder Voort* Buehler Ltd., Lke Bluff, Illinois E. P. Mnilov** Polzunov

More information

Fabrication and Layout

Fabrication and Layout Fabrication and Layout Kenneth Yun UC San Diego Adapted from EE271 notes, Stanford University Overview Semiconductor properties How chips are made Design rules for layout Reading Fabrication: W&E 3.1,

More information

KGC SCIENTIFIC Making of a Chip

KGC SCIENTIFIC  Making of a Chip KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process

More information

PROCESSING OF INTEGRATED CIRCUITS

PROCESSING OF INTEGRATED CIRCUITS PROCESSING OF INTEGRATED CIRCUITS Overview of IC Processing (Part I) Silicon Processing Lithography Layer Processes Use in IC Fabrication (Part II) Integrating the Fabrication Steps IC Packaging (Part

More information

EFFECTS OF SEGREGATION IN NICKEL-BASE SUPERALLOYS: DENDRITIC STRESSES

EFFECTS OF SEGREGATION IN NICKEL-BASE SUPERALLOYS: DENDRITIC STRESSES Superlloys 004 Edited y K.A. Green,.M. Pollock, H. Hrd,.E. Howson, R.C. Reed, J.J. Schirr, nd S, Wlston MS (he Minerls, Metls & Mterils Society), 004 EFFECS OF SEGREGAION IN NICKEL-BASE SUPERALLOYS: DENDRIIC

More information

Comparisons of concrete-encased composite column strength provisions of ACI code and AISC specification

Comparisons of concrete-encased composite column strength provisions of ACI code and AISC specification Engineering Structures 24 (2002) 59 72 www.elsevier.com/locte/engstruct Comprisons of concrete-encsed composite column strength provisions of ACI code nd AISC specifiction C.C. Weng *, S.I. Yen Deprtment

More information

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005 3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss the

More information

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm) 4 Silicon Temperature Sensors 4.1 Introduction The KTY temperature sensor developed by Infineon Technologies is based on the principle of the Spreading Resistance. The expression Spreading Resistance derives

More information

Fabrication Technology

Fabrication Technology Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski

More information

Performance enhancement of earth air tunnel heat exchanger using evaporative cooling

Performance enhancement of earth air tunnel heat exchanger using evaporative cooling *Corresponding uthor: jyotirmy.mthur @gmil.com Performnce enhncement of erth ir tunnel het exchnger using evportive cooling... Viks Bnsl nd Jyotirmy Mthur * Mechnicl Engineering Deprtment, Mlviy Ntionl

More information

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey Section 4: Thermal Oxidation Jaeger Chapter 3 Properties of O Thermal O is amorphous. Weight Density =.0 gm/cm 3 Molecular Density =.3E molecules/cm 3 O Crystalline O [Quartz] =.65 gm/cm 3 (1) Excellent

More information

CMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.

CMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process. CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital

More information

Lecture 8. Deposition of dielectrics and metal gate stacks (CVD, ALD)

Lecture 8. Deposition of dielectrics and metal gate stacks (CVD, ALD) Lecture 8 Deposition of dielectrics and metal gate stacks (CVD, ALD) Thin Film Deposition Requirements Many films, made of many different materials are deposited during a standard CMS process. Gate Electrodes

More information

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley Nonplanar Metallization Planar Metallization Passivation Metal 5 (copper) Metal 3 (copper) Interlevel dielectric (ILD) Via (tungsten) Metal 1 (copper) Tungsten Plug to Si Silicon Caps and Plugs oxide oxide

More information