Embedded Mesh Technique for Increased Reliability between Substrate & Baseplate in IGBT Modules
|
|
- Dominick Barker
- 5 years ago
- Views:
Transcription
1 Power through Innovation Embedded Mesh Technique for Increased Reliability between Substrate & Baseplate in IGBT Modules G. Wilson (Indium Corp.) J. Booth (Dynex Semiconductor) 02/02/2017 IMAPS 12 th European Advanced Technology Workshop on Micropackaging and Thermal Management
2 Dynex Semiconductor
3 Bondline Control Inhomogeneous solder layer results in stress concentration at the thinner edge of the substrate Increased stress under cycling loading results in rapid delamination and cracking of the solder joint Joint thickness <200µm results in greater joint strain Source: K. Hayashi & G. Izuta Improvement of Fatigue Life of Solder Joints by Thickness Control of Solder with wire bump technique ECTC 2002
4 Traditional Bondline Technique Most common solution is to apply Al wirebonds to the baseplate to maintain 200µm bondline Coining is also used in copper baseplates however this study focuses on AlSiC type modules Source: K. Hayashi & G. Izuta Improvement of Fatigue Life of Solder Joints by Thickness Control of Solder with wire bump technique ECTC 2002
5 InForm Solution InFORMS are solder preforms with a braided metal mesh embedded in the solder preform. The mesh-to-solder ratios (height, area, and volume) are designed to maintain the required bondline and promote good solder wetting. - Solder joint collapse limited to mesh thickness - Mesh ensures uniform BLT across the entire area vs just 4 corners for wire bond
6 Novel Bondline Technique A novel technique to maintain bondline control is proposed whereby a metal mesh is embedded within the solder preform with no additional process steps
7 Test Set Up Test consisted of assembling six samples of each variant (no BLC, Al wirebond, metal mesh) Four of each variant was tested due to capacity limitations of the temperature cycling chamber 140x70mm AlSiC baseplates (37%Al) Cu-AlN-Cu active metal braze ceramic substrates 200µm SnSb5 Solder (Variant 1) 200µm SnSb5 Solder with 180µm Al wirebond (Variant 2) 225µm SnSb5 Solder with 200µm embedded metal mesh (Variant 3) - InForm
8 Co-Planarity Co-Planarity Variation Variation Embedded Metal Mesh Co-Planarity Variation = 52.5µm Max Deflection = 60µm Al Stitch Bond Co-Planarity Variation = 56.5µm Max Deflection = 70µm No BLC Co-Planarity Variation = 67.5µm Max Deflection = 90µm After assembly the samples underwent a laser surface profiling scan to determine the height variation across the substrate
9 Thermal Cycling Samples were thermal cycled (chamber to chamber) at -50 C to 150 C (based on actual customer requirements) Harsh test conditions promote creep in hold states and allows the samples to reach thermal equilibrium resulting in a greater ΔT when changing temperatures Samples were to be tested to failure Failure is defined as 50% delaminated area under the chip
10 SAM No BLC vs. InForm At 600 cycles, cracks observed in the samples without bondline control between solder and substrate Samples with embedded metal mesh shows no cracking/delamination No cracking/delamination seen for Al wire bonds
11 SAM Wirebond vs. InForm At 800 cycles cracks in the samples with Al wirebonds begin to show Samples with embedded metal mesh shows no cracking/delamination
12 SAM 2000 Cycles No Bondline Control Typical Fatigue InForm Some Mesh Fatigue
13 SAM 2000 Cycles Wirebond InForm
14 SEM 2000 cycles
15 Stress Modeling Samples with metal mesh exhibit longer lifetime after thermal cycling tests *Red lines represent movement of solder during tension state Metal Mesh Presence of the mesh not only maintains bondline uniformity but appears to also acts as a buffer to resist viscoplastic creep in the joint Presence of the mesh not only maintains bondline uniformity but appears to also acts as a buffer to resist viscoplastic creep in the joint
16 Summary Initial trials began to evaluate the metal mesh preform as a drop in replacement for the Al wirebond method Results indicate that the thermal cycling reliability of the metal mesh samples is superior to traditional bondline control method Samples with no bond line control show cracking at 600 cycles, samples with Al wire bonds show cracking at 800 cycles Theory suggests that the presence of the mesh acts to restrict the viscoplastic behaviour of the solder during thermal excursions (i.e. the joint becomes more creep resistant) Further evaluation (full simulation model and passive cycling tests) is on-going Samples with metal mesh provide true drop in replacement for bond line control
17 Summary Preform with metal mesh Increased thermal cycling reliability (-50/+150 C) No failures seen even at 2000 cycles No additional process steps True drop-in replacement Wetting and voiding similar to standard preform Preform with Al Wire bond For -50/+150C thermal cycling, cracks seen at 800 cycles Needs additional process steps Preform with no BLC For -50/+150C thermal cycling, cracks seen at 600 cycles
18 Indium Corporation
19 Aerospace Application IGBT Module for Aerospace Application Thermal cycling: -55/+150 C, 1500 passive cycles Failure defined as delamination > 50% of substrate/baseplate area 200μm-thick desired bondline thickness. Sn62/Pb36/2Ag alloy Substrate Al Nitride AMB /Ni Base plate AlSiC - Ni Plated Indium Corporation 0 TC No 2000 TC 3500 TC - Small delam following mesh pattern - Module still electrically functioning
20 Traction Application 0 TC 1500 TC - Soldered Sn/5Sb InForm - Fluxless Vacuum Process with Formic Acid - Low Voids <1% - Good Wetting - TC -40/+150C - 57mm x 49mm; 0.2mm overall thick 0.15mm thick embedded mesh
21 Traction Application Coplanarity Variation InForm vs Wirebond Trim InForm Coplanarity variation Wirebond Trim Coplanarity variation Less Coplanarity variation with InForm More Coplanarity variation with Wirebond Trim
22 Automotive - HEV Application Cu(Ni) Base Plate DBC/Ni Substrate InForm Sn/5Sb 225um InForm Sn/5Sb 250um 200um Mesh Soldered Sn/5Sb InForm Fluxless Vacuum Process with Formic Acid Low Voiding Good Wetting Indium Corporation
23 Automotive - HEV Application Tilt DBC/Ni Substrate to Cu/Ni base plate: Low Indium thickness Corporation variation
24 Summary
25 25
3D Wirebondless IGBT Module for High Power Applications Dr. Ziyang GAO Jun. 20, 2014
3D Wirebondless IGBT Module for High Power Applications Dr. Ziyang GAO Jun. 20, 2014 1 1 Outline Background Information Technology Development Trend Technical Challenges ASTRI s Solutions Concluding Remarks
More informationcuramik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)
curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) Content 1. Geometric properties 1.01. Available ceramic types / thicknesses... 03 1.02. thicknesses (standard)... 03 3. Quality
More informationMATERIAL AND PACKAGE RELIABILITY NEEDS / CHALLENGES FOR HARSH ENVIRONMENTS - POWER ELECTRONIC MODULE EXAMPLE
MATERIAL AND PACKAGE RELIABILITY NEEDS / CHALLENGES FOR HARSH ENVIRONMENTS - POWER ELECTRONIC MODULE EXAMPLE 2017 ECTC Special Session, Lake Buena Vista, FL USA May 30, 2017 HDE-HET, Anton Miric AGENDA
More informationHigh temperature reliability of power module substrates
High temperature reliability of power module substrates Dean Hamilton, University of Warwick, United Kingdom, d.p.hamilton@warwick.ac.uk Liam Mills, TT Electronics Semelab Ltd, Lutterworth, UK, Liam.Mills@semelab-tt.com
More informationLifetime Prediction and Design Tool Development for Power Electronics Modules
Lifetime Prediction and Design Tool Development for Power Electronics Modules Dr Hua Lu and Prof. Chris Bailey University of Greenwich 30 Park Row, London SE0 9 LS IeMRC and Electronics Yorkshire Technical
More information2G HTS Wire Development at SuperPower
superior performance. powerful technology. CCA 2016 Aspen, CO 2G HTS Wire Development at SuperPower Drew W. Hazelton Director of Research and Development / Applications (USA) September 13, 2016 SuperPower
More information23 rd ASEMEP National Technical Symposium
THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,
More informationHOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE
HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE AUTHORS: B. VANDEVELDE, L. DEGRENDELE, M. CAUWE, B. ALLAERT, R. LAUWAERT, G. WILLEMS
More informationHigh Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper
High Efficiency UV LEDs Enabled by Next Generation Substrates Whitepaper Introduction A primary industrial market for high power ultra-violet (UV) LED modules is curing equipment used for drying paints,
More informationNEW DEVELOPMENTS OF DIRECT BONDING ON NON-PRECIOUS METAL SURFACES BY PRESSURE SILVER SINTERING
NEW DEVELOPMENTS OF DIRECT BONDING ON NON-PRECIOUS METAL SURFACES BY PRESSURE SILVER SINTERING IMAPS-UK Die Attach Workshop 22 November 2018 MTC, Coventry Ly May Chew, Wolfgang Schmitt Heraeus Electronics
More informationNew Assembly Technologies for T jmax =175 C Continuous Operation Guaranty of IGBT Module
New Assembly Technologies for T jmax =175 C Continuous Operation Guaranty of IGBT Module MOMOSE Fumihiko SAITO Takashi NISHIMURA Yoshitaka ABSTRACT In order to meet the needs for miniaturization and cost
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationS/C Packaging Assembly Challenges Using Organic Substrate Technology
S/C Packaging Assembly Challenges Using Organic Substrate Technology Presented by Bernd Appelt ASE Group Nov. 17, 2009 Overview The Packaging Challenge Chip Substrate Interactions Stiffeners for FC-BGA
More informationPower Electronics Packaging Solutions for Device Junction Temperature over 220 o C
EPRC 12 Project Proposal Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C 15 th August 2012 Page 1 Motivation Increased requirements of high power semiconductor device
More informationAN IGBT Module Reliability Application Note AN April 2015 LN32483 Author: Dinesh Chamund
IGBT Module Reliability Application Note AN5945-6 April 2015 LN32483 Author: Dinesh Chamund INTRODUCTION: Dynex Semiconductor products are used in a variety of power electronics systems such as power generation
More informationSLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL
2017 IEEE 67th Electronic Components and Technology Conference SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL YoungRae Kim 1, JaeHun Bae 1, MinHwa Chang 1, AhRa Jo 1,
More informationENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS
ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS B. Rogers, M. Melgo, M. Almonte, S. Jayaraman, C. Scanlan, and T. Olson Deca Technologies, Inc 7855 S. River Parkway,
More informationElectrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer
Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,
More informationAn Innovative High Throughput Thermal Compression Bonding Process
An Innovative High Throughput Thermal Compression Bonding Process Li Ming 2 September 2015 Outline Introduction Throughput improved TCB Process Liquid Phase Contact (LPC) bonding Flux-LPC-TCB under inert
More informationFuture Electronic Devices Technology in Cosmic Space and Lead-free Solder Joint Reliability
The 22nd Microelectronics Work Future Electronic Devices Technology in Cosmic Space and Lead-free Solder Joint Reliability Key Points (1) High Speed Solder Ball Shear Test (2) Relationship between Surface
More informationPower Cycling Test
390 11 Packaging and Reliability of Power Devices The SAM images of the chip-to-substrate interface show no indications of any fatigue in the chip solder interfaces, but it presents black areas in the
More informationModelling Reliability of Power Electronics Modules Current Status, Future Challenges
Modelling Reliability of Power Electronics Modules Current Status, Future Challenges Chris Bailey University of Greenwich, UK (c) University of Greenwich University of Greenwich Royal Observatory Computational
More informationPackaging Technologies for SiC Power Modules
Packaging Technologies for SiC Power Modules Masafumi Horio Yuji Iizuka Yoshinari Ikeda ABSTRACT Wide bandgap materials such as silicon carbide (SiC) and gallium nitride (GaN) are attracting attention
More informationSilicon Nitride Substrates for Power Electronics. Ulrich Voeller, Bernd Lehmeier
Silicon Nitride Substrates for Power Electronics Ulrich Voeller, Bernd Lehmeier Table of content Si 3 N 4 1 2 3 4 Material characteristics Technology - comparison AMB/DBC Interfacial structure and chemistry
More informationThermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications
Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven,
More informationAdvanced Power Module Packaging for increased Operation Temperature and Power Density
15th International Power Electronics and Motion Control Conference, EPE-PEMC 2012 ECCE Europe, Novi Sad, Serbia Advanced Power Module Packaging for increased Operation Temperature and Power Density Peter
More informationACEA/JAMA/KAMA/CLEPA et. al. request the exemption of: Lead in solder for large power semiconductor assemblies
No Questions Answers 1 Wording of the exemption Materials and components: Lead in solder for large (> 1cm 2 ) power semiconductor assembly Scope and review date of the exemption No expiry date can be defined
More information180 Lake Front Drive Hunt Valley, MD
Innovation for Sputter Target Bonding: Leveraging the NanoBond Advantage Dr Omar M Knio 180 Lake Front Drive Hunt Valley, MD 21030 www.rntfoil.com Outline Company Background Technology and Technology Background
More informationVarious Techniques for Reliability Estimation and Failure Analysis of Electronic Products and Components
JFE No. 13 2006 8 p. 97 102 Various Techniques for Reliability Estimation and Failure Analysis of Electronic Products and Components BAN Mitsuyuki SHIMAUCHI Yutaka JFE JFE JFE X IC Pb Abstract: JFE Techno-Research
More informationFinite Element Modeling of Heat Transfer and Thermal Stresses for Three-dimensional Packaging of Power Electronics Modules
Finite Element Modeling of Heat Transfer and Thermal Stresses for Three-dimensional Packaging of Power Electronics Modules Simon S. Wen and Guo-Quan Lu Center for Power Electronics Systems The Bradley
More informationSecure Attachment in Pulsed Power Applications
Secure Attachment in Pulsed Power Applications Michael R. Ehlert Director of Process Engineering Dr. Peter Barnwell European Business Manager Ronald H. Schmidt V. P. Engineering and Technology Phillip
More information4.10 Exemption no. 8a stakeholder proposal part C (i)
4.10 Exemption no. 8a stakeholder proposal part C (i) Lead in high melting temperature solders, i.e. lead based solder alloys containing above 80% by weight of lead 4.10.2 Description of exemption ACEA
More informationOptimized Thermal Management. with Advanced Ceramic Materials for Power Electronics, CPV and HCPV
Optimized Thermal Management with Advanced Ceramic Materials for Power Electronics, CPV and HCPV T H E C E R A M I C E X P E R T S Ceramic Base Materials for the Electronics Industry We offer the full
More informationPower Electronics Packaging Revolution Module without bond wires, solder and thermal paste
SEMIKRON Pty Ltd 8/8 Garden Rd Clayton Melbourne 3168 VIC Australia Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste For some years now, the elimination of bond
More informationAdvanced Power Modules with AlN-Substrates Extending Current Capability and Lifetime
Advanced Power Modules with AlN-Substrates Extending Current Capability and Lifetime U.Scheuermann SEMIKRON Elektronik GmbH, Sigmundstraße 2, 9431 Nuremberg, Germany Tel.: ++49-911-6559-381 Fax: ++49-911-6559-414
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationAluminum Silicon Carbide (AlSiC) for Advanced Microelectronic Packages
Aluminum Silicon Carbide (AlSiC) for Advanced Microelectronic Packages Mark Occhionero, Richard Adams, Kevin Fennessy, and Robert A. Hay Ceramics Process Systems, Corp. Chartley, MA 02712 Abstract Aluminum
More informationThermal Analysis of High Power Pulse Laser Module
Thermal Analysis of High Power Pulse Laser Module JinHan Ju PerkinElmer Optoelectronics Salem MA 01970 Abstract Thermal management is very critical in laser diode packaging, especially for a high power
More informationAvailable online at ScienceDirect. Procedia Engineering 79 (2014 )
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 79 (2014 ) 333 338 37th National Conference on Theoretical and Applied Mechanics (37th NCTAM 2013) & The 1st International Conference
More informationTIMAwave a novel test stand for thermal diffusivity measurement based on the Angstrom s method
1 TIMAwave a novel test stand for thermal diffusivity measurement based on the Angstrom s method 12th European Advanced Technology Workshop on Micropackaging and Thermal management La Rochelle, France
More informationPackaging Effect on Reliability for Cu/Low k Damascene Structures*
Packaging Effect on Reliability for Cu/Low k Damascene Structures* Guotao Wang and Paul S. Ho Laboratory of Interconnect & Packaging, TX 78712 * Work supported by SRC through the CAIST Program TRC 2003
More informationSimulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages
Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages by Ming-Che Hsieh STATS ChipPAC Taiwan Co. Ltd. Copyright 2013. Reprinted from 2013 International Microsystems,
More informationDevelopment of a Fluxless Flip Chip Bonding Process for Optical Military Electronics
Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics Michael Girardi, Daric Laughlin, Philip Abel, Steve Goldammer, John Smoot NNSA s Kansas City Plant managed by Honeywell
More informationChapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding
Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor
More informationJacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018
Jacques Matteau Global Sales Manager NanoBond Assembly: A Rapid, Room Temperature Soldering Process jmatteau@indium.com indium.us/f014 indium.us/f018 Terminology A few key terms NanoFoil is the heat source
More informationFluxless soldering using Electron Attachment (EA) Technology
Fluxless soldering using Electron Attachment (EA) Technology Proprietary, patented innovation for wafer level packaging applications including wafer bump and copper pillar reflow. Air Products has partnered
More informationKey words: microprocessor integrated heat sink Electronic Packaging Material, Thermal Management, Thermal Conductivity, CTE, Lightweight
Aluminum Silicon Carbide (AlSiC) Microprocessor Lids and Heat Sinks for Integrated Thermal Management Solutions Mark A. Occhionero, Robert A. Hay, Richard W. Adams, Kevin P. Fennessy, and Glenn Sundberg
More informationComposition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal
Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi
More informationGrowth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored Lead-free Solder Balls
Materials Transactions, Vol. 5, No. 3 () pp. 75 to 75 Special Issue on Lead-Free Soldering in Electronics # The Japan Institute of Metals Growth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored
More informationA Solder Joint Reliability Model for the Philips Lumileds LUXEON Rebel LED Carrier Using Physics of Failure Methodology
A Solder Joint Reliability Model for the Philips Lumileds LUXEON Rebel LED Carrier Using Physics of Failure Methodology Rudi Hechfellner 1, Michiel Kruger 1, Tewe Heemstra 2 Greg Caswell 3, Nathan Blattau
More informationChapter I Introduction
Chapter I Introduction 1.1 Importance of Packaging in Power Electronics Power electronics, as defined by Thomas G. Wilson, is:" The technology associated with the efficient conversion, control and conditioning
More informationStudy and mechanical characterization of high temperature power electronic packaging
Study and mechanical characterization of high temperature power electronic packaging A. BAAZAOUI a, O. DALVERNY a, J. ALEXIS a, M. KARAMA a a. Université de Toulouse; INP/ENIT; LGP ; 47 avenue d'azereix;
More informationEvaluation of Cu Pillar Chemistries
Presented at 2016 IMAPS Device Packaging Evaluation of Cu Pillar Chemistries imaps Device Packaging Conference Spring 2016 Matthew Thorseth, Mark Scalisi, Inho Lee, Sang-Min Park, Yil-Hak Lee, Jonathan
More informationGreen Product. 2 nd level reliability of tin plated components. Dr. Marc Dittes CAT AIT PGP
Green Product 2 nd level reliability of tin plated components Infineon Outline Experimental parameters Testboard, paste, components, T-cycling, Shear test Reflow profile SnPbAg Reflow profile SnAgCu Reliability
More informationLED Die Attach Selection Considerations
LED Die Attach Selection Considerations Gyan Dutt & Ravi Bhatkal Alpha, An Alent plc Company Abstract Die attach material plays a key role in performance and reliability of mid, high and super-high power
More informationDesign for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau*
Page 1 of 9 Design for Plastic Ball Grid Array Solder Joint Reliability The Authors S.-W. R. Lee, J. H. Lau* S.-W. R. Lee, Department of Mechanical Engineering, The Hong Kong University of Science and
More informationProcessor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System
Processor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System Chris G. Macris, Thomas R. Sanderson, Robert G. Ebel, Christopher B. Leyerle Enerdyne Solutions,
More informationAdvanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation
Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine
More informationFuture Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate
JAXA 25 rd Microelectronics Workshop Future Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate November 2, 2012 Yoshinori Ejiri
More informationPCTB PC-LAB. Power Cycling Testbench for Power Electronic Modules. Power Cycling Test Laboratory
PCTB Power Cycling Testbench for Power Electronic Modules PC-LAB Power Cycling Test Laboratory Technical Information PCTB power cycling test bench alpitronic has many years of experience in developing
More informationUltralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip
Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges
More informationAlSiC for Optoelectronic Thermal Management and Packaging Designs
for Optoelectronic Thermal Management and Packaging Designs Mark A. Occhionero, Richard W. Adams, Dave Saums Ceramics Process Systems Chartley, MA 02712-0338 Abstract Aluminum silicon carbide () metal
More informationfor fully electric vehicles
Reliability of new SiC BJT power modules for fully electric vehicles Alexander Otto 1, Eberhard Kaulfersch 2, Klas Brinkfeldt 3, Klaus Neumaier 4, Olaf Zschieschang 4, Dag Andersson 3, Sven Rzepka 1 1
More informationCLAD MATERIAL ~ FINE CLAD is a solution for high density, low cost PWB.
~ CLAD MATERIAL ~ FINE CLAD is a solution for high density, low cost PWB. Principle of bonding technique Principle of bonding technique Step 1 Material A, B In vacuum Step 2 Surface activated treatment
More informationStatement of Work (SOW) inemi Packaging TIG SiP Module Moldability Project
Statement of Work (SOW) inemi Packaging TIG SiP Module Moldability Project Version #1.0 Date: April 22, 2016 Project Leader: Billy Ahn, STATS ChipPAC Co-Project Leader: Anthony Yang, Moldex3D inemi Staff:
More informationPlasma for Underfill Process in Flip Chip Packaging
Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015
More informationThermo-Mechanical Reliability of Through-Silicon Vias (TSVs)
1 Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) Xi Liu Ph.D. Student and Suresh K. Sitaraman, Ph.D. Professor The George W. Woodruff School of Mechanical Engineering Georgia Institute of
More information28nm Mobile SoC Copper Pillar Probing Study. Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad)
28nm Mobile SoC Copper Pillar Probing Study Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad) Overview Introduction to IMC Copper Pillar Implementation at IMC Low force
More information4.13 Exemption no. 8 a stakeholder proposal part C (iv)
4.13 Exemption no. 8 a stakeholder proposal part C (iv) Lead in solder for large power semiconductor assemblies 4.13.2 Description of exemption ACEA at el. (2009g) apply for an exemption for Lead in solder
More informationNanoFoil Technology: Formation Reactions & Thermite Reactions
NanoBond : Target Bonding for Optimum Sputtering Performance Alan Duckham Reactive NanoTechnologies Reactive NanoTechnologies, Inc. (RNT) 111 Lake Front Drive Hunt Valley, MD 21030 (p) 410.771.9801 (f)
More informationA new HiPak Module Platform with Improved Reliability
A new HiPak Module Platform with Improved Reliability G. Pâques, H. Beyer, R. Ehrbar, S. Ellenbroek, F. Fischer, S. Karadaghi, S. Matthias, E. Özkol, D. Trüssel, R. Schnell, A. Kopta ABB Switzerland Ltd,
More informationRELIABILITY AND PERFORMANCE OF THERMALLY CONDUCTIVE ADHESIVES. Scott T. Allen Henkel Corporation Irvine, CA, USA
RELIABILITY AND PERFORMANCE OF THERMALLY CONDUCTIVE ADHESIVES Scott T. Allen Henkel Corporation Irvine, CA, USA scott.t.allen@us.henkel.com Slide page 1 Introduction Increasing Device Performance Drives
More informationChallenges for Embedded Device Technologies for Package Level Integration
Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI
More informationBonding Technologies for 3D-Packaging
Dresden University of Technology / Karsten Meier, Klaus-Juergen Wolter NanoZEIT seminar @ SEMICON Europa 2011 Dresden System integration by SoC or SiP solutions offer advantages regarding design efforts,
More informationSolder Alloy Evolution and Development
Solder Alloy Evolution and Development SMTA Boston November 4, 2018 Presented by Timothy O Neill, Technical Marketing Manager, AIM A Brief Review of Electronic Solders 1960 s to 2006 Tin/Lead (Sn/Pb) Solder
More informationInnovative Substrate Technologies in the Era of IoTs
Innovative Substrate Technologies in the Era of IoTs Dyi- Chung Hu 胡迪群 September 4, 2015 Unimicron Contents Introduction Substrate Technology - Evolution Substrate Technology - Revolution Glass substrate
More informationCreep Rates and Stress Relaxation for Micro-sized Lead-free Solder Joints
Creep Rates and Stress Relaxation for Micro-sized Lead-free Solder Joints Summary This Note describes a new method for the measurement of some materials properties of lead-free solders, in particular the
More informationSpray cooling of IGBT electronic power modules
Thermal Challenges in Next Generation Electronic Systems, Joshi & Garimella (eds) 2002 Millpress, Rotterdam, ISBN 90-77017-03-8 G. Mitic, W. Kiffe, G. Lefranc, S. Ramminger Siemens AG, Corporate Technology
More information3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan
3D Package Technologies Review with Gap Analysis for Mobile Application Requirements Apr 22, 2014 STATS ChipPAC Japan T.Nishio Contents Package trends and roadmap update Advanced technology update Fine
More informationTHERMAL MODELLING OF MULTI-FINGER ALGAN/GAN HEMT s. H. Oprins, J. Das, W. Ruythooren, R. Vandersmissen, B. Vandevelde, M. Germain
Belgirate, Italy, 28-3 September 25 THERMAL MODELLING OF MULTI-FINGER ALGAN/GAN HEMT s H. Oprins, J. Das, W. Ruythooren, R. Vandersmissen, B. Vandevelde, M. Germain Imec vzw, Kapeldreef 75, B-31 Belgium
More informationIncreased Efficiency & Brightness Increased Reliability & Lifetime Reduced Cost/Lumen Over Lifetime
Alpha's LED Materials Technology Brings Value to Automotive Lighting Applications Increased Efficiency & Brightness Increased Reliability & Lifetime Reduced Cost/Lumen Over Lifetime alpha Bright Ideas
More informationDITF ToolKit 1. Standard Substrate Sizes (selected at the factory for optimum process)
DITF ToolKit 1 DITF Toolkit Substrates Common Substrate Materials Alumina (99.5% min) єr = 9.9 Tan d = 1.5 x10-4 Aluminum Nitride (K170) єr = 8.9 Tan d = 2.0 x10-3 Beryllia (99.5%) єr = 6.7 Tan d = 3.0
More informationMixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement
Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Daniel D. Evans and Zeger Bok Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad, CA 92010
More informationEXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY
As originally published in the SMTA Proceedings EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY Fei Xie, Ph.D. *, Daniel F. Baldwin, Ph.D. *, Han Wu *, Swapon Bhattacharya,
More informationMaterial based challenge and study of 2.1, 2.5 and 3D integration
1 Material based challenge and study of 2.1, 2.5 and 3D integration Toshihisa Nonaka Packaging Solution Center R&D Headquarters Hitachi Chemical Co., Ltd., Sep. 8, 2016 Hitachi Chemical Co., Ltd. 2010.
More informationThermal Management Details and their Influence on the Aging of Power Semiconductors
Thermal Management Details and their Influence on the Aging of Power Semiconductors Martin Schulz Infineon Technologies Max-Planck-Str. 5 Warstein, Germany Email: martin.schulz@infineon.com URL: http://www.infineon.com
More informationAdaption to scientific and technical progress under Directive 2002/95/EC
. Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 15 Lead in solders to complete a viable electrical connection between semiconductor
More informationCX Thin Fil s. Resistors Attenuators Thin-Film Products Thin-Film Services. ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant
CX Thin Fil s Resistors Attenuators Thin-Film Products Thin-Film Services www.cxthinfilms.com ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant www.cxthinfilms.com sales@cxthinfilms.com +1 (401) 461-5500
More informationDevelopment of an Low Cost Wafer Level Flip Chip Assembly Process for High Brightness LEDs Using the AuSn Metallurgy
Development of an Low Cost Wafer Level Flip Chip Assembly Process for High Brightness LEDs Using the AuSn Metallurgy Gordon Elger, Rafael Jordan, Maria v. Suchodoletz and Hermann Oppermann Fraunhofer Institute
More informationJOINT INDUSTRY STANDARD
JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About
More informationCu Bond Wire Reliability and Decapsulation Process
CMSE Los Angeles April 12 th and 13 th, 2017 Cu Bond Wire Reliability and Decapsulation Process Sultan Ali Lilani - Integra Technologies LLC Ph 510-830-9216 Email: sultan.lilani@integra-tech.com Web: www.integra.com
More informationReliability of Lead-Free Solder Connections for Area-Array Packages
Presented at IPC SMEMA Council APEX SM 2001 For additional information, please email marketing@amkor.com Reliability of Lead-Free Solder Connections for Area-Array Packages Ahmer Syed Amkor Technology,
More informationNew Pb-Free Solder Alloy for Demanding Applications. Presented by Karl Seelig, VP Technology, AIM
New Pb-Free Solder Alloy for Demanding Applications Presented by Karl Seelig, VP Technology, AIM Why REL? The evolution and expansion of electronics into more harsh operating environments performing more
More informationC27200 CuZn37 Industrial Rolled
C272 Alloy Designation EN DIN CEN/TS 13388 (2.321) CW58L JIS C 272 BS CZ 17 UNS C272 Brass Rolled Products KME offers a wide range of brass rolled products in the form of strips, sheets and discs in order
More informationEFFECT OF THERMAL AGING ON THE IMC LAYER BETWEEN SnAgSb SOLDER AND Cu SUBSTRATE. Universiti Kebangsaan Malaysia, 43600, Bangi, Selangor, Malaysia
EFFECT OF THERMAL AGING ON THE IMC LAYER BETWEEN SnAgSb SOLDER AND Cu SUBSTRATE W. Shualdi 1, I. Ahmad 1, G. Omar 2 and A. Isnin 3 1 Department of Electrical, Electronic and System, Faculty of Engineering,
More informationMolding materials performances experimental study for the 3D interposer scheme
Minapad 2014, May 21 22th, Grenoble; France Molding materials performances experimental study for the 3D interposer scheme Y. Sinquin, A. Garnier, M. Argoud, A. Jouve, L. Baud, J. Dechamp, N. Allouti,
More informationCGA TRENDS AND CAPABILITIES
As originally published in the SMTA Proceedings. CGA TRENDS AND CAPABILITIES Marti McCurdy Silicon Turnkey Solutions Milpitas, CA, USA MMcCurdy@sts-usa.co Isabel de Sousa, Robert Martel and Alain Lessard
More informationAdaption to scientific and technical progress under Directive 2002/95/EC
. Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 7 a a) Lead in high melting temperature type solders (i.e. lead-based alloys containing
More informationIncreased Efficiency & Brightness Increased Reliability & Lifetime Reduced Cost/Lumen Over Lifetime
Alpha's LED Materials Technology Brings Value to Display Lighting Applications Increased Efficiency & Brightness Increased Reliability & Lifetime Reduced Cost/Lumen Over Lifetime alpha Bright Ideas from
More information