Influence of Oxide Layer Thickness and Silicon Carbide (SiC) Polytype on SiC MOS Capacitor Hydrogen Sensor Performance

Size: px
Start display at page:

Download "Influence of Oxide Layer Thickness and Silicon Carbide (SiC) Polytype on SiC MOS Capacitor Hydrogen Sensor Performance"

Transcription

1 Influence of Oxide Layer Thickness and Silicon Carbide (SiC) Polytype on SiC MOS Capacitor Hydrogen Sensor Performance BOGDAN OFRIM, FLORIN UDREA, GHEORGHE BREZEANU, ALICE PEI-SHAN HSIEH Devices, circuits and electronic apparatus Politehnica University of Bucharest 313 Splaiul Independentei Street, sector 6, Bucharest ROMANIA Abstract: A proposed SiC MOS capacitor structure used as a hydrogen sensor is defined and simulated. The effect of hydrogen, temperature and interface states concentration on C-V characteristic is analyzed and evaluated. A comparison between structures with different oxides (SiO 2, TiO 2 ) and SiC polytypes (3C, 6H, 4H) is performed. Also, several oxide layer thicknesses (50..10nm) are employed for the TiO 2 /6H-SiC case. A comparison with the nm SiO 2 /6H-SiC structure, which was analyzed in a previous work, is conducted. Results show that the 6H polytype represents the best option for the SiC layer. Also, the oxide layer thickness has a greater influence on the sensor s performance when SiO 2 is used. Key-Words: silicon carbide, SiC, MOS capacitor, hydrogen sensor, gas sensing 1 Introduction The negative impact on environment of burning fossil fuels has drawn attention to clean energy technologies. Hydrogen represents a clean energy source of high interest. It is also used in processes of many industries such as chemical, petroleum, food and semiconductor [1]. Hydrocarbons are widely used as fuels and represent a component in products like pesticides, solvents and plastics. They are found in exhaust gases and they also contribute to the formation of greenhouse gases. Hydrocarbons affect health during short exposure [1]. The processes involving hydrogen and hydrocarbons need sensors for gas distribution monitoring and leak detection. These processes require sensors to operate in high temperature and harsh environments. Besides, the sensors must have high sensitivity and reliability, fast response time and they must as well be able to detect a wide range of gas concentrations. Hence, intensive work is carried out to develop materials and structures that could withstand such severe operating conditions and high performance needs [1,2]. Silicon carbide (SiC) MOS capacitor sensors are widely used for hydrogen and hydrocarbons detection. The large band gap of silicon carbide enables the sensor to operate at high temperatures. In addition, SiC is chemically stable making it suitable for harsh environment applications [1,3]. Previous work was conducted in regards to the influence of oxide type and oxide layer thickness on the performance of a silicon carbide MOS capacitor used as a hydrogen sensor [4]. Different 50nm oxides were employed: SiO 2, ZnO and TiO 2. In the SiO 2 case, several thicknesses ranging between 50nm and 10nm were considered [4]. Results showed that the best performance is obtained by the 50nm TiO 2 structure [4]. Also, the performance of the SiO 2 structure increases when the oxide thickness decreases [4]. The current paper presents a follow-up on the previous work described above. Several oxide layer thicknesses were considered for TiO 2, too. Besides, different SiC polytypes were used for MOS capacitor structures based on both SiO 2 and TiO 2. The change in the sensor's C-V characteristic due to a hydrogen concentration, temperature or interface states was investigated by extensive simulations. 2 Structure The general SiC MOS capacitor structure used to simulate the hydrogen sensors is illustrated in Fig.1. This structure consists of a 250µm n-type SiC substrate with a doping of 5 x cm -3. On top of the bulk, there is considered a 3µm epitaxial layer with a concentration of 2 x cm -3. Different SiC polytypes were used: 3C, 6H and 4H. Over the epitaxial layer a 50nm oxide is deposited. Two oxides were utilized: SiO 2 and TiO 2. For the TiO 2 /6H-SiC structure, several oxide thicknesses between 50nm and 10nm were employed. Palladium ISBN:

2 Fig.1 General structure for the simulated SiC MOS capacitor (Pd) was considered for the metal electrode because of hydrogen s high solubility in this material. When the structure is introduced into a hydrogen environment, gas molecules dissociate in contact with the Pd electrode at temperatures as low as 150 C. Some of the hydrogen atoms remain at the surface of the metal and others diffuse into the metal until they reach the metal-oxide interface. Here, they create a dipole layer which decreases the Pd work function. This phenomenon reduces the flat band voltage of the MOS capacitor and causes a parallel shift of the structure's C-V characteristic towards negative voltages [5]. At high temperatures, over 700K, hydrogen atoms diffuse further into the structure until they reach the oxide-semiconductor interface. Here, they passivate the interface traps causing a reduction of charged states' concentration. This shortens the transition from accumulation to inversion of the sensor's C-V characteristic [5]. The sensor's response to hydrogen ambient is the voltage shift needed to keep a constant capacitance in the depletion region of the structure [6]. The passivation of interface traps is a reversible but not very stable process. Thus, in order to perform hydrogen concentration measurements of high reliability, the influence of charged states' density on the sensor's response must be negligible [6]. 3 Simulation The SiC MOS capacitor structures were simulated using MEDICI in both inert and hydrogen environments, at different temperatures and interface states densities [7]. The voltage shift in C-V characteristics with hydrogen concentration was investigated. MEDICI does not offer the possibility to specify different gas concentrations for the external environment. Thus, in order to simulate the presence of hydrogen, the metal work function was changed in accordance to the experimental C-V characteristics shifts published in literature [1,8,9]. A reduction of the work function from 5.12eV (the value for Pd in an inert environment) to 4.12eV was employed in order to simulate the hydrogen concentration. The same hydrogen absorption was considered for all structures. Previous work has shown that the oxide type and oxide layer thickness do not influence the voltage shift of the sensor's C-V curve when considering the same hydrogen absorption [4]. Therefore, in this paper the impact of hydrogen on C-V characteristics is investigated only for the structures based on SiO 2 with 3C, 4H, and 6H SiC polytypes. The simulations were performed at a temperature of 1000K with an interface states' concentration of 1 x cm -2 /ev [10]. The effect of the temperature variation on C-V characteristic is studied as well. Because the SiC MOS capacitor structures operate at high temperatures, simulations were performed at 700K and 1000K in an inert environment. The influence of interface states' density on the structures' C-V characteristics is also analyzed. Simulations were executed with traps concentrations of 1 x cm -2 /ev and 6 x cm -2 /ev at 1000K in an inert environment. The difference between the dielectric constants of the oxides tested (3.9 for SiO 2 and 31 for TiO 2 ) and the variation of TiO 2 layer thickness both cause a large change in the accumulation region's capacitance. For a better comparison between the structures, the C/C OX ratio is plotted versus bias voltage. 4 Results 4.1 Oxide thickness variation Temperature variation The C-V characteristics of the TiO 2 /6H-SiC structure with different oxide layer thicknesses at temperatures of 700K and 1000K are illustrated in Fig.2. The results were compared to the ones obtained for the SiO 2 structure (Fig.3) [4]. It can be observed that as the oxide layer thickness decreases, the variation with temperature of the C-V curves also decreases for both structures. ISBN:

3 Fig.2 C-V characteristics of SiC MOS capacitors based on TiO 2 with different oxide thicknesses at temperatures of 700K and 1000K Fig.4 C-V characteristics of TiO 2 based SiC MOS capacitors of different oxide thickness with interface states of 1x10 12 cm -2 /ev and 6x10 10 cm -2 /ev Fig.3 C-V characteristics of SiC MOS capacitors based on SiO 2 with different oxide thicknesses at temperatures of 700K and 1000K,[4]. For TiO 2, the influence of the oxide layer's thickness on the temperature variation is smaller than in the SiO 2 case due to the higher dielectric constant of TiO 2 oxide Interface states variation The change in the C-V characteristics with oxidesemiconductor interface traps' concentration for the TiO 2 /6H-SiC structure is presented in Fig.4. The results were also confronted to the ones obtained for SiO 2 (Fig.5) [4]. It can be observed that when the oxide layer thickness is reduced, the variation of C-V plots is diminished. Also, the TiO 2 structure is less sensitive to the change of interface states' concentration and oxide thickness. The SiO 2 structure does not reach the performance of the 50nm TiO 2 structure even when its oxide layer thickness is reduced to 10nm. In the case of 10nm TiO 2, the variation of interface states' concentration produces a negligible change Fig.5 C-V characteristics of SiO 2 based SiC MOS capacitors of different oxide thickness with interface states of 1x10 12 cm -2 /ev and 6x10 10 cm -2 /ev [4]. in the C-V characteristics. Thus, the reversible passivation/creation of charged traps at the oxidesemiconductor interface has an insignificant influence on the sensor's output signal. This offers high reliability for the hydrogen concentration measurements. 4.2 SiC polytype variation Work function variation The C-V curves of the MOS capacitors based on SiO 2 with different SiC polytypes (3C, 6H and 4H) in inert and hydrogen environments are illustrated in Fig.6. The continuous lines signify the inert environment for which a work function value of 5.12eV was used in simulations. The hydrogen environment is represented by the interrupted lines and was simulated by using a value of 4.12eV for the Pd work function. ISBN:

4 Fig.6 C-V characteristics of SiC MOS capacitors based on SiO 2 with different SiC polytypes in both inert and hydrogen environments By comparing the plots from Fig.6, one can observe that each MOS capacitor structure based on a different SiC polytype has a similar voltage shift induced by hydrogen in the C-V characteristic. This signifies that the SiC polytype does not influence the change in the sensor's C-V curve when the same hydrogen absorption is considered Temperature variation The C-V characteristics of the structures based on SiO 2 and TiO 2 with different SiC polytypes at 700K and 1000K are shown in Figs.7-8. For the MOS capacitors with SiO 2, the 3C-SiC structure has the largest variation with temperature. The lower energy band gap of 3C-SiC (2.36eV) enables more electrons to jump from the valence band to the conduction one when the temperature increases. The 6H and 4H structures have similar dependence on temperature, in spite of the difference between their band gaps (2.86eV for 6H and 3.23eV for 4H). Fig.7 C-V characteristics of SiC MOS capacitors based on SiO 2 with different SiC polytypes at temperatures of 700K and 1000K Fig.8 C-V characteristics of SiC MOS capacitors based on TiO 2 with different SiC polytypes at temperatures of 700K and 1000K For the TiO 2 structures, all SiC polytypes have the same temperature dependence in the depletion region of the C-V characteristic. The change of the capacitance in the inversion region decreases when the SiC polytype band gap increases. As mentioned before, the sensor's response to hydrogen concentration is measured by keeping the structure at a constant capacitance in the depletion region and by measuring the voltage necessary to maintain that capacitance. Thus, it can be concluded that the SiC polytype does not influence the temperature variation of the TiO 2 sensor's output signal Interface states variation The change in C-V characteristics with interface traps' concentration is illustrated in Fig.9 (SiO 2 ) and Fig.10 (TiO 2 ). It can be observed that the 3C-SiC structures have the lowest variation. Also, the 4H-SiC structures have the highest change in the C-V curve. The reason for this behavior is the following: for a fixed interface states' concentration, the number of charged traps at the oxide-semiconductor interface increases when the band gap increases. Thus, when the concentration of interface states is reduced, the change in the number of charged traps increases when the band gap increases. A larger decrease of interface states causes a greater variation of C-V characteristic. Thus, it can be concluded that when the SiC band gap increases, the impact of interface traps' concentration increases as well. For the SiO 2 structure, the SiC polytype has a significant influence on the C-V characteristic's variation with interface states' concentration. On the other hand, in the TiO 2 case, the impact of the SiC polytype is much reduced. ISBN:

5 Fig.9 C-V characteristics of SiC MOS capacitors based on SiO 2 with different SiC polytypes and interface states concentrations of 1x10 12 cm -2 /ev and 6x10 10 cm -2 /ev The voltage shift of the sensor's C-V characteristic in a hydrogen environment is similar for all SiC polytypes employed, when considering the same hydrogen absorption. For the TiO 2 structure, the impact of the SiC polytype on the C-V curve's change with temperature and interface states' concentration is very small. For SiO 2, there is a significant distinction in performance between the SiC polytypes. The 6H polytype represents a compromise between the variations with temperature and interface states' densities. The best performance was obtained by the 10nm TiO 2 structure. Therefore, a 6H-SiC MOS capacitor with a 10nm TiO 2 oxide layer is recommended for hydrogen detection at elevated temperatures up to 1000K. Fig.10 C-V characteristics of SiC MOS capacitors based on TiO 2 with different SiC polytypes and interface states concentrations of 1x10 12 cm -2 /ev and 6x10 10 cm -2 /ev 4 Conclusion A silicon carbide MOS capacitor structure used as a hydrogen sensor was simulated extensively. Certain SiC polytypes and oxides were employed. For the TiO 2 /6H-SiC structure, different oxide layer thicknesses were used. The variation of the C-V characteristic in a hydrogen environment, at different temperatures or interface states' concentrations was investigated by extended simulations. Results have shown that the change in the TiO 2 /6H-SiC structure's C-V characteristics with temperature and interface states' concentration diminishes when the oxide layer thickness decreases. However, the change is very small in comparison to the one obtained in the previous work for the SiO 2 /6H-SiC MOS capacitor [4]. Thus, it can be concluded that the oxide layer thickness is important only for SiO 2, not for TiO 2. References: [1] A. Trinchi, S. Kandasamy, W. Wlodarski, High temperature field effect hydrogen and hydrocarbon gas sensors based on SiC MOS devices, Sensors and Actuators B, No.133, Elsevier, 2008, pp [2] Xi Dong Qu, MOS Capacitor Sensor Array for Hydrogen Gas Measurement, Simon Fraser University, summer [3] P. Tobias, B. Golding, R. N. Ghosh, Sensing Mechanisms of High Temperature Silicon Carbide Field-Effect Devices, Proc. Of 12 th International Conference on Solid State Sensors, Actuators and Microsystems, Boston, June 8-12, 2003, pp [4] B. Ofrim, F. Udrea, G. Brezeanu, A. Hsieh, Hydrogen sensor based on silicon carbide (SiC) MOS capacitor, sent to International Semiconductor Conference (CAS), Sinaia, Romania, October [5] M. T. Soo, K. Y. Cheong, A. F. M. Noor, Advances of SiC-based MOS capacitor hydrogen sensors for harsh environment applications, Sensors and Actuators B, No.151, Elsevier, 2010, pp [6] R. N. Ghosh, P. Tobias, S. G. Ejakov, B. Golding, Interface States in High Temperature SiC Gas Sensing, Proceedings of IEEE Sensors, Vol.2, 2002, pp [7] Synopsys, Inc., Taurus Medici User Guide, Version Y , June [8] Md H. Rahman, J. S. Thakur, L. Rimai, S. Perooly, R. Naik, L. Zhang, G. W. Auner, G. Newaz, Dual-mode operation of a Pd/AlN/SiC device for hydrogen sensing, Sensors and ISBN:

6 Actuators B, No. 129, Elsevier, 2008, pp [9] S. Kandasamy, Investigation of SiC Based Field Effect Sensors with Gas Sensitive Metal Oxide Layers for Hydrogen and Hydrocarbon Gas Sensing at High Temperatures, Doctor of Philosophy Thesis, School of Electrical and Computer Engineering, RMIT University, Melbourne, Australia, December [10] W. J. Choyke, H. Matsunami, G. Pensl, Silicon Carbide: Recent Major Advances, Springer- Verlag Berlin Heidelberg, ISBN:

Growth of Gate Oxides on 4H SiC by NO at Low Partial Pressures

Growth of Gate Oxides on 4H SiC by NO at Low Partial Pressures Growth of Gate Oxides on 4H SiC by NO at Low Partial Pressures Author Haasmann, Daniel, Dimitrijev, Sima, Han, Jisheng, Iacopi, Alan Published 214 Journal Title Materials Science Forum DOI https://doi.org/1.428/www.scientific.net/msf.778-78.627

More information

Effect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*

Effect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb* International Forum on Energy, Environment and Sustainable Development (IFEESD 2016) Effect of annealing temperature on the electrical properties of HfAlO thin films Chun Lia, Zhiwei Heb* Department of

More information

Silicon Wafer Processing PAKAGING AND TEST

Silicon Wafer Processing PAKAGING AND TEST Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)

More information

MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY

MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY Mat. Res. Soc. Symp. Vol. 611 2000 Materials Research Society MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY Pushkar Ranade, Yee-Chia Yeo, Qiang Lu, Hideki Takeuchi, Tsu-Jae King, Chenming

More information

Nagatsuta, Midori-ku, Yokohama , Japan. Technology, 4259-S2-20 Nagatsuta, Midori-ku, Yokohama , Japan

Nagatsuta, Midori-ku, Yokohama , Japan. Technology, 4259-S2-20 Nagatsuta, Midori-ku, Yokohama , Japan Improvement of Interface Properties of W/La O 3 /Si MOS Structure Using Al Capping Layer K. Tachi a, K. Kakushima b, P. Ahmet a, K. Tsutsui b, N. Sugii b, T. Hattori a, and H. Iwai a a Frontier Collaborative

More information

Challenges of Silicon Carbide MOS Devices

Challenges of Silicon Carbide MOS Devices Indo German Winter Academy 2012 Challenges of Silicon Carbide MOS Devices Arjun Bhagoji IIT Madras Tutor: Prof. H. Ryssel 12/17/2012 1 Outline What is Silicon Carbide (SiC)? Why Silicon Carbide? Applications

More information

THERMAL OXIDATION - Chapter 6 Basic Concepts

THERMAL OXIDATION - Chapter 6 Basic Concepts THERMAL OXIDATION - Chapter 6 Basic Concepts SiO 2 and the Si/SiO 2 interface are the principal reasons for silicon s dominance in the IC industry. Oxide Thickness µm 0. µm 0 nm nm Thermally Grown Oxides

More information

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: Chapter 4 1 CHAPTER 4: Oxidation Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: 1. mask against implant or diffusion of dopant into silicon 2. surface passivation

More information

Status Report: Optimization and Layout Design of AGIPD Sensor

Status Report: Optimization and Layout Design of AGIPD Sensor Status Report: Optimization and Layout Design of AGIPD Sensor Joern Schwandt, Jiaguo Zhang and Robert Klanner Institute for Experimental Physics, Hamburg University Jiaguo Zhang, Hamburg University 10th

More information

Isolation of elements

Isolation of elements 1 In an IC, devices on the same substrate must be isolated from one another so that there is no current conduction between them. Isolation uses either the junction or dielectric technique or a combination

More information

Effects of post-metallization annealing of high-k dielectric thin films grown by MOMBE

Effects of post-metallization annealing of high-k dielectric thin films grown by MOMBE Microelectronic Engineering 77 (2005) 48 54 www.elsevier.com/locate/mee Effects of post-metallization annealing of high-k dielectric thin films grown by MOMBE Minseong Yun a, Myoung-Seok Kim a, Young-Don

More information

Nitrogen Passivation of the Interface States Near the Conduction Band Edge in 4H-Silicon Carbide

Nitrogen Passivation of the Interface States Near the Conduction Band Edge in 4H-Silicon Carbide Nitrogen Passivation of the Interface States Near the Conduction Band Edge in 4H-Silicon Carbide J.R. Williams 1, G.Y. Chung 1, C. C. Tin 1, K. McDonald 2, D. Farmer 2, R.K. Chanana 2, R.A. Weller 3, S.T.

More information

Change in stoichiometry

Change in stoichiometry Measurement of Gas Sensor Performance Gas sensing materials: 1. Sputtered ZnO film (150 nm (Massachusetts Institute of Technology) 2. Sputtered SnO 2 film (60 nm) (Fraunhofer Institute of Physical Measurement

More information

MATTHEW A. WICKHAM 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

MATTHEW A. WICKHAM 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT ION IMPLANTATION TO ADJUST NMOS THRESHOLD VOLTAGES MATTHEW A. WICKHAM 5th Year Microelectronic Engineering Student Rochester Institute of Technology INTRODUCTION ABSTRACT NMOS processes require a variety

More information

Interface Properties of La-silicate MOS Capacitors with Tungsten Carbide Gate Electrode for Scaled EOT

Interface Properties of La-silicate MOS Capacitors with Tungsten Carbide Gate Electrode for Scaled EOT ECS-PRiME 2012, Hawaii Interface Properties of MOS Capacitors with Tungsten Carbide Gate Electrode for Scaled EOT K. Tuokedaerhan a, R. Tan c, K. Kakushima b, P. Ahmet a,y. Kataoka b, A. Nishiyama b, N.

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

EE THERMAL OXIDATION - Chapter 6. Basic Concepts

EE THERMAL OXIDATION - Chapter 6. Basic Concepts EE 22 FALL 999-00 THERMAL OXIDATION - Chapter 6 Basic Concepts SiO 2 and the Si/SiO 2 interface are the principal reasons for silicon s dominance in the IC industry. SiO 2 : Easily selectively etched using

More information

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature: INSTRUCTIONS Read all of the instructions and all of the questions before beginning the exam. There are 5 problems on this Final Exam, totaling 143 points. The tentative credit for each part is given to

More information

CHARACTERIZATION OF HAFNIUM OXIDE FILM DEPOSITED USING ATOMIC LAYER DEPOSITION SYSTEM

CHARACTERIZATION OF HAFNIUM OXIDE FILM DEPOSITED USING ATOMIC LAYER DEPOSITION SYSTEM 200 130 amplitude 836 CHARACTERIZATION OF HAFNIUM OXIDE FILM DEPOSITED USING ATOMIC LAYER DEPOSITION SYSTEM Dr. R.K KHOLA Professor (ELECTRONICS DEPARTMENT) Suresh Gyan Vihar University, Jaipur Rajasthan

More information

University of Texas Arlington Department of Electrical Engineering. Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination

University of Texas Arlington Department of Electrical Engineering. Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination University of Texas Arlington Department of Electrical Engineering Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination Fall 2012 November 17, 2012 Question # 1 2 3 To be filled by

More information

Amorphous and Polycrystalline Thin-Film Transistors

Amorphous and Polycrystalline Thin-Film Transistors Part I Amorphous and Polycrystalline Thin-Film Transistors HYBRID AMORPHOUS AND POLYCRYSTALLINE SILICON DEVICES FOR LARGE-AREA ELECTRONICS P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, Xerox

More information

Aqueous Ammonium Sulfide Passivation and Si 1-x Ge x MOSCaps

Aqueous Ammonium Sulfide Passivation and Si 1-x Ge x MOSCaps Aqueous Ammonium Sulfide Passivation and Si 1-x Ge x MOSCaps Lauren Peckler 1, Stacy Heslop 2, and Anthony Muscat 1 1 Department of Chemical & Environmental Engineering, University of Arizona 2 Department

More information

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric K. Matano 1, K. Funamizu 1, M. Kouda 1, K. Kakushima 2, P. Ahmet 1, K. Tsutsui 2, A. Nishiyama 2, N. Sugii

More information

High Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED. Y. H. Lin and C. Y. Liu

High Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED. Y. H. Lin and C. Y. Liu High Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED Y. H. Lin and C. Y. Liu Department of Chemical Engineering and Materials Engineering, National Central University, Jhongli,

More information

Development of Low Temperature Oxidation Process Using Ozone For VlSI

Development of Low Temperature Oxidation Process Using Ozone For VlSI Development of Low Temperature Oxidation Process Using Ozone For VlSI Yudhvir Singh Chib Electronics & Communication Department, Thapar University, Patiala, India Abstract: With decreasing size of MOS

More information

EE 330 Lecture 12. Devices in Semiconductor Processes

EE 330 Lecture 12. Devices in Semiconductor Processes EE 330 Lecture 12 Devices in Semiconductor Processes Review from Lecture 9 Copper Interconnects Limitations of Aluminum Interconnects Electromigration Conductivity not real high Relevant Key Properties

More information

Crystalline Silicon Solar Cells With Two Different Metals. Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi

Crystalline Silicon Solar Cells With Two Different Metals. Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi Crystalline Silicon Solar Cells With Two Different Metals Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi Tokyo University of Agriculture and Technology, 2-24-16 Naka-cho, Koganei, Tokyo 184-8588,

More information

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies

More information

Modeling and Electrical Characterization of Ohmic Contacts on n-type GaN

Modeling and Electrical Characterization of Ohmic Contacts on n-type GaN Modeling and Electrical Characterization of Ohmic Contacts on n-type GaN Sai Rama Usha Ayyagari Thesis submitted to the faculty of the Virginia Polytechnic Institute and State University in partial fulfillment

More information

Study on the hydrogenated ZnO-based thin film transistors

Study on the hydrogenated ZnO-based thin film transistors Final Report Study on the hydrogenated ZnO-based thin film transistors To Dr. Gregg Jessen Asian Office of Aerospace Research & Development April 30th, 2011 Jae-Hyung Jang School of Information and Communications

More information

Polycrystalline Silicon Thin-Film Transistors Fabricated by Defect Reduction Methods

Polycrystalline Silicon Thin-Film Transistors Fabricated by Defect Reduction Methods IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 12, DECEMBER 2002 2217 Polycrystalline Silicon Thin-Film Transistors Fabricated by Defect Reduction Methods H. Watakabe and T. Sameshima Abstract Fabrication

More information

Anodic Aluminium Oxide for Passivation in Silicon Solar Cells

Anodic Aluminium Oxide for Passivation in Silicon Solar Cells Anodic Aluminium Oxide for Passivation in Silicon Solar Cells School of Photovoltaic & Renewable Energy Engineering Zhong Lu Supervisor: Alison Lennon May. 2015 Co-supervisor: Stuart Wenham Outline Introduction

More information

Interface potential measurement with electron spectroscopic method

Interface potential measurement with electron spectroscopic method Journal of Surface Analysis Vol.13 No. 2 (2006) pp. 185-189 Interface potential measurement with electron spectroscopic method Michiko Yoshitake * and Weijie Song National Research Institute for Materials

More information

Passivation of SiO 2 /Si Interfaces Using High-Pressure-H 2 O-Vapor Heating

Passivation of SiO 2 /Si Interfaces Using High-Pressure-H 2 O-Vapor Heating Jpn. J. Appl. Phys. Vol. 39 (2000) pp. 2492 2496 Part, No. 5A, May 2000 c 2000 The Japan Society of Applied Physics Passivation of O 2 / Interfaces Using High-Pressure-H 2 O-Vapor Heating Keiji SAKAMOTO

More information

Reliability of High-Voltage MnO 2 Tantalum Capacitors

Reliability of High-Voltage MnO 2 Tantalum Capacitors Reliability of High-Voltage MnO 2 Tantalum Capacitors Erik Reed, George Haddox KEMET Electronics Corporation, 2835 Kemet Way, Simpsonville, SC 29681 Phone: +1.864.963.6300, Fax: +1.864.228.4081 e-mail:

More information

"Plasma CVD passivation; Key to high efficiency silicon solar cells",

Plasma CVD passivation; Key to high efficiency silicon solar cells, "Plasma CVD passivation; Key to high efficiency silicon solar cells", David Tanner Date: May 7, 2015 2012 GTAT Corporation. All rights reserved. Summary: Remarkable efficiency improvements of silicon solar

More information

Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts

Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts Christopher E. D. Chidsey Department of Chemistry Stanford University Collaborators: Paul C. McIntyre, Y.W. Chen, J.D. Prange,

More information

Passivation of SiO 2 /SiC Interface with La 2 O 3 Capped Oxidation

Passivation of SiO 2 /SiC Interface with La 2 O 3 Capped Oxidation Wednesday October 15, 214 WiPDA, Knoxville, Tennessee, USA Passivation of SiO 2 /SiC Interface with La 2 O 3 Capped Oxidation S. Munekiyo a, Y. M. Lei a, T. Kawanago b, K. Kakushima b, K. Kataoka b, A.

More information

The charge trapping/emission processes in silicon nanocrystalline nonvolatile memory assisted by electric field and elevated temperatures

The charge trapping/emission processes in silicon nanocrystalline nonvolatile memory assisted by electric field and elevated temperatures PACS 73.50.Gr, 84.32.Tt, 85.30.Tv The charge trapping/emission processes in silicon nanocrystalline nonvolatile memory assisted by electric field and elevated temperatures V.A. Ievtukh, V.V. Ulyanov, A.N.

More information

SiC MOSFET Gate Oxide Breakdown From Extrinsic to Intrinsic

SiC MOSFET Gate Oxide Breakdown From Extrinsic to Intrinsic SiC MOSFET Gate Oxide Breakdown From Extrinsic to Intrinsic J. Chbili,3, Z. Chbili,, A. Matsuda, J. P. Campbell, K. Matocha 4, K. P. Cheung * ) NIST, MD ) George Mason University, VA 3) Laboratoire SSC,

More information

Sensors & Transducers, Vol. 27, Special Issue, May 2014, pp

Sensors & Transducers, Vol. 27, Special Issue, May 2014, pp Sensors & Transducers 2014 by IFSA Publishing, S. L. http://www.sensorsportal.com 2D Numerical Analysis of Metal/Insulator/Thin Film Silicon Systems for TFT s Applications: Investigation of Active Layer

More information

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook: HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,

More information

More on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide

More on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide More on oxidation Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide EE 432/532 oxide measurements, etc 1 Oxidation systems silicon

More information

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI CMOS Technology Flow varies with process types & company N-Well CMOS Twin-Well CMOS STI Start with substrate selection Type: n or p Doping level, resistivity Orientation, 100, or 101, etc Other parameters

More information

Chapter 2 Capacitive Sensing Electrodes

Chapter 2 Capacitive Sensing Electrodes Chapter 2 Capacitive Sensing Electrodes The capacitive sensing electrodes on the top of a CMOS chip serve as an interface between the microelectronic readout system and the biological/chemical analyte.

More information

Radiation Tolerant Isolation Technology

Radiation Tolerant Isolation Technology Radiation Tolerant Isolation Technology Background The following contains a brief description of isolation technologies used for radiation hardened integrated circuits. The technologies mentioned are junction

More information

Amorphous silicon / crystalline silicon heterojunction solar cell

Amorphous silicon / crystalline silicon heterojunction solar cell Workshop on "Physics for Renewable Energy" October 17-29, 2005 301/1679-9 "Amorphous Silicon / Cyrstalline Silicon Heterojunction Solar Cell" E. Centurioni CNR/IMM AREA Science Park - Bologna Italy Amorphous

More information

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001) APPLICATION NOTE State of the art quality of a Ox interfacial passivation layer formed on (001) Summary A number of research efforts have been made to realize Metal-Oxide-Semiconductor Field Effect Transistors

More information

Device Simulation of Grain Boundaries in Lightly Doped Polysilicon Films and Analysis of Dependence on Defect Density

Device Simulation of Grain Boundaries in Lightly Doped Polysilicon Films and Analysis of Dependence on Defect Density Jpn. J. Appl. Phys. Vol. 40 (2001) pp. 49 53 Part 1, No. 1, January 2001 c 2001 The Japan Society of Applied Physics Device Simulation of Grain Boundaries in Lightly Doped Polysilicon Films and Analysis

More information

Microstructure-Properties: I Lecture 5B The Effect of Grain Size. on Varistors

Microstructure-Properties: I Lecture 5B The Effect of Grain Size. on Varistors 1 Microstructure-Properties: I Lecture 5B The Effect of on 27-301 October, 2007 A. D. Rollett 2 This lecture is concerned with the effects of grain size on properties. This is the second of two examples:

More information

The Effect of Interfacial Roughness on the Electrical Properties of Organic Thin Film Transistors with Anisotropic Dielectric Layer

The Effect of Interfacial Roughness on the Electrical Properties of Organic Thin Film Transistors with Anisotropic Dielectric Layer Mol. Cryst. Liq. Cryst., Vol. 476, pp. 157=[403] 163=[409], 2007 Copyright # Taylor & Francis Group, LLC ISSN: 1542-1406 print=1563-5287 online DOI: 10.1080/15421400701735673 The Effect of Interfacial

More information

Oxide Growth. 1. Introduction

Oxide Growth. 1. Introduction Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various

More information

Al/AlN/Si MIS Structures with Pulsed-Laser-Deposited AlN Films as Gate Dielectrics: Electrical Properties

Al/AlN/Si MIS Structures with Pulsed-Laser-Deposited AlN Films as Gate Dielectrics: Electrical Properties ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 3, 2007, 251 259 Al/AlN/Si MIS Structures with Pulsed-Laser-Deposited AlN Films as Gate Dielectrics: Electrical Properties S. SIMEONOV

More information

PROSPECTS OF MOLYBDENUM DISULFIDE (MoS 2 ) AS AN ALTERNATIVE ABSORBER LAYER MATERIAL IN THIN FILM SOLAR CELLS FROM NUMERICAL MODELING

PROSPECTS OF MOLYBDENUM DISULFIDE (MoS 2 ) AS AN ALTERNATIVE ABSORBER LAYER MATERIAL IN THIN FILM SOLAR CELLS FROM NUMERICAL MODELING Chalcogenide Letters Vol. 11, No. 8, August 2014, p. 397-403 PROSPECTS OF MOLYBDENUM DISULFIDE (MoS 2 ) AS AN ALTERNATIVE ABSORBER LAYER MATERIAL IN THIN FILM SOLAR CELLS FROM NUMERICAL MODELING H. RASHID

More information

An advantage of thin-film silicon solar cells is that they can be deposited on glass substrates and flexible substrates.

An advantage of thin-film silicon solar cells is that they can be deposited on glass substrates and flexible substrates. ET3034TUx - 5.2.1 - Thin film silicon PV technology 1 Last week we have discussed the dominant PV technology in the current market, the PV technology based on c-si wafers. Now we will discuss a different

More information

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications Journal of ELECTRONIC MATERIALS, Vol. 31, No. 5, 2002 Special Issue Paper Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems

More information

SENSOR FOR COMBUSTIBLE GASES WITH SENSIBLE ELEMENT OXIDE SEMICONDUCTOR SnO 2 OBTAINED BY SOL GEL METHOD

SENSOR FOR COMBUSTIBLE GASES WITH SENSIBLE ELEMENT OXIDE SEMICONDUCTOR SnO 2 OBTAINED BY SOL GEL METHOD SENSOR FOR COMBUSTIBLE GASES WITH SENSIBLE ELEMENT OXIDE SEMICONDUCTOR SnO 2 OBTAINED BY SOL GEL METHOD GABRIELA TELIPAN, 1 MIRCEA IGNAT 1, VIORICA PÂRVULESCU 2 1 ICPE-Advanced Research, 313 Splaiul Unirii

More information

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition Hideyuki YAMAZAKI, Advanced LSI Technology Laboratory, Toshiba Corporation hideyuki.yamazaki@toshiba.co.jp

More information

micro-hotplate-sensors

micro-hotplate-sensors micro-hotplate-sensors Karsten Henkel, 2001 micro hotplate metal oxide semiconductor sensor sensing principle history/need fabrication setup of parts power consumption sensing layers principle of measurements

More information

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques

More information

Simulation study on the active layer thickness and the interface of a-igzo-tft with double active layers

Simulation study on the active layer thickness and the interface of a-igzo-tft with double active layers Front. Optoelectron. 2015, 8(4): 445 450 DOI 10.1007/s12200-014-0451-1 RESEARCH ARTICLE Simulation study on the active layer thickness and the interface of a-igzo-tft with double active layers Xiaoyue

More information

Field effect transistor sensors for liquid media

Field effect transistor sensors for liquid media Field effect transistor sensors for liquid media Water micropollutants: from detection to removal November 26-28, 2018 Orléans 1 OUTLINE Some liquid sensors Dual Gate FET Examples Process of Dual Gate

More information

LANDOLT-BÖRNSTEIN. Zahlenwerte und Funktionen aus Naturwissenschaften und Technik. Neue Serie. Gesamtherausgabe: K.-H. Hellwege O.

LANDOLT-BÖRNSTEIN. Zahlenwerte und Funktionen aus Naturwissenschaften und Technik. Neue Serie. Gesamtherausgabe: K.-H. Hellwege O. LANDOLT-BÖRNSTEIN Zahlenwerte und Funktionen aus Naturwissenschaften und Technik Neue Serie Gesamtherausgabe: K.-H. Hellwege O. Madelung Gruppe III: Kristall- und Festkörperphysik Band 17 Halbleiter Herausgeber:

More information

Light Emission Analysis of Trench Gate Oxides of Power Devices

Light Emission Analysis of Trench Gate Oxides of Power Devices Special Issue Recent R&D Activities of Power Devices for Hybrid ElectricVehicles 17 Research Report Light Emission Analysis of Trench Gate Oxides of Power Devices Masanori Usui, Takahide Sugiyama, Masayasu

More information

566 Zheng Zhong-Shan et al Vol Device and experiment First, standard SIMOX (separation-by-implantedoxygen) wafers were formed through implanting

566 Zheng Zhong-Shan et al Vol Device and experiment First, standard SIMOX (separation-by-implantedoxygen) wafers were formed through implanting Vol 14 No 3, March 2005 cfl 2005 Chin. Phys. Soc. 1009-1963/2005/14(03)/0565-06 Chinese Physics and IOP Publishing Ltd Effect of the technology of implanting nitrogen into buried oxide on the radiation

More information

MRS Fall Meeting, Boston, USA, 28 November 2 December 2011

MRS Fall Meeting, Boston, USA, 28 November 2 December 2011 Examination of the properties of the interface of a-sin x :H/Si in crystalline silicon solar cells and its effect on cell efficiency Machteld W.P.E. Lamers 1, Keith Butler 2, Ingrid G. Romijn 1, John Harding

More information

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December Annual Meeting North Carolina State University Dr. Veena Misra January 17 19, 2017 December 8 2015 1 Misra Group at NCSU Over 9 years experience in wide band gap research on SiC, GaN and Ga2O3. World leaders

More information

MICROCHIP MANUFACTURING by S. Wolf

MICROCHIP MANUFACTURING by S. Wolf MICROCHIP MANUFACTURING by S. Wolf Chapter 13: THERMAL- OXIDATION of SILICON 2004 by LATTICE PRESS Chapter 13: THERMAL-OXIDATION of SILICON n CHAPTER CONTENTS Applications of Thermal Silicon-Dioxide Physical

More information

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative

More information

METAL OXIDE SEMICONDUCTOR (MOS) DEVICES. Term Paper Topic: Hafnium-based High-K Gate Dielectrics

METAL OXIDE SEMICONDUCTOR (MOS) DEVICES. Term Paper Topic: Hafnium-based High-K Gate Dielectrics METAL OXIDE SEMICONDUCTOR (MOS) DEVICES Term Paper Topic: Hafnium-based High-K Gate Dielectrics AUTHOR KYAWTHETLATT Content 1. High-k Gate Dielectric introduction 3 2. Brief history of high-k dielectric

More information

Optically thin palladium films on silicon-based substrates and nanostructure formation: effects of hydrogen

Optically thin palladium films on silicon-based substrates and nanostructure formation: effects of hydrogen Ž. Applied Surface Science 161 2000 54 60 www.elsevier.nlrlocaterapsusc Optically thin palladium films on silicon-based substrates and nanostructure formation: effects of hydrogen Andreas Othonos a,),

More information

GaAs Enhancement-Mode NMOSFETs Enabled by Atomic Layer Epitaxial \(La_{1.8}Y_{0.2}O_3\) as Dielectric

GaAs Enhancement-Mode NMOSFETs Enabled by Atomic Layer Epitaxial \(La_{1.8}Y_{0.2}O_3\) as Dielectric GaAs Enhancement-Mode NMOSFETs Enabled by Atomic Layer Epitaxial \(La_{1.8}Y_{0.2}O_3\) as Dielectric The Harvard community has made this article openly available. Please share how this access benefits

More information

Problem 1 Lab Questions ( 20 points total)

Problem 1 Lab Questions ( 20 points total) Problem 1 Lab Questions ( 20 points total) (a) (3 points ) In our EE143 lab, we use Phosphorus for the source and drain diffusion. However, most advanced processes use Arsenic. What is the advantage of

More information

1. Introduction. 2. Experiments. Paper

1. Introduction. 2. Experiments. Paper Paper Novel Method of Improving Electrical Properties of Thin PECVD Oxide Films by Fluorination of Silicon Surface Region by RIE in RF CF 4 Plasma Małgorzata Kalisz, Grzegorz Głuszko, and Romuald B. Beck

More information

Electrical Characterization of Amorphous Silicon Nitride Passivation Layers for Crystalline Silicon Solar Cells

Electrical Characterization of Amorphous Silicon Nitride Passivation Layers for Crystalline Silicon Solar Cells Electrical Characterization of Amorphous Silicon Nitride Passivation Layers for Crystalline Silicon Solar Cells Susanne Helland Nanotechnology Submission date: June 2011 Supervisor: Eivind Øvrelid, IMTE

More information

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Metallization deposition and etching. Material mainly taken from Campbell, UCCS Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,

More information

Slide 1. Slide 2. Slide 3. Chapter 19: Electronic Materials. Learning Objectives. Introduction

Slide 1. Slide 2. Slide 3. Chapter 19: Electronic Materials. Learning Objectives. Introduction Slide 1 Chapter 19: Electronic Materials 19-1 Slide 2 Learning Objectives 1. Ohm s law and electrical conductivity 2. Band structure of solids 3. Conductivity of metals and alloys 4. Semiconductors 5.

More information

United States Patent (19) Levinstein et al.

United States Patent (19) Levinstein et al. United States Patent (19) Levinstein et al. 54) (75) (73) (21) 22) (51) (52) (58) HYDROGEN ANNEALNG PROCESS FOR STABLZNG METALOXDE-SEMCONDUCTOR STRUCTURES Inventors: Assignee: Appl. No.: 840,6 Hyman J.

More information

FAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT C-V METHOD.

FAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT C-V METHOD. Journal of Electron Devices, Vol. 1, 2003, pp. 1-6 JED [ISSN: 1682-3427] Journal of Electron Devices www.j-elec-dev.org FAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT

More information

Crystalline Silicon Solar Cells

Crystalline Silicon Solar Cells 12 Crystalline Silicon Solar Cells As we already discussed in Chapter 6, most semiconductor materials have a crystalline lattice structure. As a starting point for our discussion on crystalline silicon

More information

Semiconductor Optical Communication Components and Devices Lecture 30: Lasers Reliability

Semiconductor Optical Communication Components and Devices Lecture 30: Lasers Reliability Semiconductor Optical Communication Components and Devices Lecture 30: Lasers Reliability Prof. Utpal Das Professor, Department of Electrical Engineering, Laser Technology Program, Indian Institute of

More information

OPTIMIZATION OF ULTRA-THIN BODY, FULLY- DEPLETED-SOI DEVICE, WITH RAISED SOURCE/DRAIN OR RAISED EXTENSION

OPTIMIZATION OF ULTRA-THIN BODY, FULLY- DEPLETED-SOI DEVICE, WITH RAISED SOURCE/DRAIN OR RAISED EXTENSION OPTIMIZATION OF ULTRA-THIN BODY, FULLY- DEPLETED-SOI DEVICE, WITH RAISED SOURCE/DRAIN OR RAISED EXTENSION J. L. (Skip) Egley 1, Anne Vandooren 2, Brian Winstead 3, Eric Verret 3, Bruce White 2, Bich-Yen

More information

Surface Micromachining

Surface Micromachining Surface Micromachining Micro Actuators, Sensors, Systems Group University of Illinois at Urbana-Champaign Outline Definition of surface micromachining Most common surface micromachining materials - polysilicon

More information

AMORPHOUS SILICON DIOXIDE LAYER FOR HIGH EFFICIENCY CRYSTALLINE SOLAR CELLS

AMORPHOUS SILICON DIOXIDE LAYER FOR HIGH EFFICIENCY CRYSTALLINE SOLAR CELLS International Journal of Nanotechnology and Application (IJNA) ISSN(P): 2277-4777; ISSN(E): 2278-9391 Vol. 6, Issue 5, Dec 2016, 1-6 TJPRC Pvt. Ltd. AMORPHOUS SILICON DIOXIDE LAYER FOR HIGH EFFICIENCY

More information

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques

More information

Semiconductor Technology

Semiconductor Technology Semiconductor Technology from A to Z Oxidation www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Oxidation 1 1.1 Overview..................................... 1 1.1.1 Application...............................

More information

Manufacturing Technologies for MEMS and SMART SENSORS

Manufacturing Technologies for MEMS and SMART SENSORS 4 Manufacturing Technologies for MEMS and SMART SENSORS Dr. H. K. Verma Distinguished Professor (EEE) Sharda University, Greater Noida (Formerly: Deputy Director and Professor of Instrumentation Indian

More information

A comparison of MISiC Schottky-diode hydrogen sensors made by NO, N 2O, or NH 3 nitridations. Title. Tang, WM; Lai, PT; Leung, CH; Xu, JP

A comparison of MISiC Schottky-diode hydrogen sensors made by NO, N 2O, or NH 3 nitridations. Title. Tang, WM; Lai, PT; Leung, CH; Xu, JP Title A comparison of MISiC Schottky-diode hydrogen sensors made by NO, N 2O, or NH 3 nitridations Author(s) Tang, WM; Lai, PT; Leung, CH; Xu, JP Citation IEEE Transactions on Electron Devices, 2006, v.

More information

Quarterly Report EPRI Agreement W

Quarterly Report EPRI Agreement W Quarterly Report EPRI Agreement W08069-07 PI: S.J. Pearton, University of Florida (Co-investigators F. Ren, C.R. Abernathy, R.K. Singh, P.H. Holloway, T.J. Anderson, M. Berding, A. Sher, S. Krishnimurthy,

More information

SiC high voltage device development

SiC high voltage device development SiC high voltage device development 2006. 11. 30 KERI Power Semiconductor Group outline 1. Device design & simulation for power devices 2. SiC power diode process development Ion implantation & activation

More information

Instructor: Dr. M. Razaghi. Silicon Oxidation

Instructor: Dr. M. Razaghi. Silicon Oxidation SILICON OXIDATION Silicon Oxidation Many different kinds of thin films are used to fabricate discrete devices and integrated circuits. Including: Thermal oxides Dielectric layers Polycrystalline silicon

More information

ECE 541/ME 541 Microelectronic Fabrication Techniques

ECE 541/ME 541 Microelectronic Fabrication Techniques ECE 541/ME 541 Microelectronic Fabrication Techniques MW 4:00-5:15 pm Metrology and Characterization Zheng Yang ERF 3017, email: yangzhen@uic.edu ECE541/ME541 Microelectronic Fabrication Techniques Page

More information

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing 3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated

More information

Impacts of Carbon Impurity in Plasmas on Tungsten First Wall

Impacts of Carbon Impurity in Plasmas on Tungsten First Wall 1 Impacts of Carbon Impurity in Plasmas on First Wall Y. Ueda, T. Shimada, M. Nishikawa Graduate School of Engineering, Osaka University, 2-1 Yamadaoka, Suita, Osaka 565-0871, Japan e-mail contact of main

More information

Organic Light-Emitting Diodes. By: Sanjay Tiwari

Organic Light-Emitting Diodes. By: Sanjay Tiwari Organic Light-Emitting Diodes By: Sanjay Tiwari Inorganic Vs. Organic Material Properties Limitations At Early Stage Organic materials have often proved to be unstable. Making reliable electrical contacts

More information

Passivation of InAs and GaSb with novel high dielectrics

Passivation of InAs and GaSb with novel high dielectrics Passivation of InAs and GaSb with novel high dielectrics Professor Minghwei HONG Department of Materials Science and Engineering, National Tsing Hua University 101, Section 2, Kuang-Fu Rd., Hsinchu, Taiwan,

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)

More information

The next thin-film PV technology we will discuss today is based on CIGS.

The next thin-film PV technology we will discuss today is based on CIGS. ET3034TUx - 5.3 - CIGS PV Technology The next thin-film PV technology we will discuss today is based on CIGS. CIGS stands for copper indium gallium selenide sulfide. The typical CIGS alloys are heterogeneous

More information

Lecture 6. Monocrystalline Solar Cells

Lecture 6. Monocrystalline Solar Cells Lecture 6 Monocrystalline Solar Cells References: 1. Physics of Solar Cells. Jenny Nelson. Imperial College Press, 2003. 2. Photovoltaic Materials, Series on Properties of Semiconductor Materials, Vol.1,

More information

MOS Front-End. Field effect transistor

MOS Front-End. Field effect transistor MOS Front-End Back-end Transistor Contact Front-end p-well STI n-well Front-end-of-line includes substrate, isolation, wells, transistor, silicide Field effect transistor MOSFET: Metal-Oxide-Semiconductor

More information