Assembly of Mechanically Compliant Interfaces between Optical Fibers and Nanophotonic Chips

Size: px
Start display at page:

Download "Assembly of Mechanically Compliant Interfaces between Optical Fibers and Nanophotonic Chips"

Transcription

1 Assembly of Mechanically Compliant Interfaces between Optical Fibers and Nanophotonic Chips T. Barwicz, Y. Taira, H. Numata, N. Boyer, S. Harel, S. Kamlapurkar, S. Takenobu, S. Laflamme, S. Engelmann, Y. Vlasov, and P. Fortier Add Company Logo Here IEEE 64 th ECTC Orlando, FL, USA May 27 30, 2014

2 Background Silicon nanophotonics High bandwidth High density Volume manufacturing = low cost Challenge - external fiber interface Mode conversion Tight alignment (< 2 um) High cost Optical fibers Silicon photonic chip Typical approach: vertical grating coupler Active alignment = high cost Diffractive optics = low bandwidth High rigidity = chip-package interaction concerns 2

3 Compliant interface: concept Mechanically compliant extension with integrated polymer waveguides Standard fiber interface Adiabatic optical coupling Nanophotonic die Standard self-aligned fiber interface Integrated, flexible polymer waveguides High-speed, self-aligned assembly to chip 3

4 Compliant interface: section of chip interface Polymer ribbon Si chip Polymer waveguides Si waveguides Cross-sectional schematic of ribbon to chip interface Alignment ridge Alignment groove 4

5 Compliant interface: implementation here Lithographically defined polymer waveguides assembled to a molded ferrule Ferrule lid Mechanically compliant extension Polymer ribbon with waveguides Standard fiber interface Ferrule for interfacing to fibers Nanophotonic die Coupling region Die with nanophotonic circuits 5

6 Compliant interface: flex to ferrule assembly Polymer ribbon MT pin hole Ferrule Polymer ribbon Ferrule lid - Dispense adhesive - Place ribbon in ferrule - Apply pressure - UV cure adhesive MT based parallel fiber interface Self-alignment structures for high-speed machine assembly - Place lid - Cure lid adhesive - Angle polish fiber interface 6

7 Compliant interface: flex to ferrule accuracy Accurate fabrication + self-aligned assembly = 1-2 um placement accuracy µm (200 µm) µm (200 µm) Ferrule lid Polymer ribbon backing 20.5 µm (20 +1/-3 µm) µm (100 +/-2 µm) µm (250 µm) Polymer waveguides Ferrule µm (250 µm) Selfalignment structure µm (100+/-2 µm) 7

8 Compliant interface: flex to chip assembly Pick and place self alignment at compression UV cure adhesive Top view of flex to chip assembly Nanophotonic die Mechanical self-alignment guides Twelve-waveguide interface Polymer ribbon with waveguides 8

9 Compliant interface: flex to chip assembly Self-alignment structure Polymer ribbon backing Polymer ribbon Adiabatic coupling structure Lamination glue Polymer waveguide core Optical epoxy Polymer alignment ridge UV epoxy Si wafer Si alignment groove 20 um Burried oxide Si wafer Si nanophotonic waveguide Si CMP fill 5 um 9

10 Compliant interface: alignment accuracy readout Measure polymer waveguide to nanophotonic waveguide alignment: cross-sections and alignment accuracy readout structures Edges of polymer waveguide Alignment readout marks 4 um Si nanophotonic waveguide Si CMP fill 10

11 Compliant interface: self-alignment performance Starting misalignment: -10 to +10 um Resulting misalignment: ~1 um (typical), < 2 um (always) Brut data Measurement positions circled Resulting misalignment (um) top left top right bottom left bottom right All assemblies in allowed range Purposefully induced misalignment (um) 11

12 Compliant interface: self-alignment angle Decomposing residual misalignment into angular and lateral components see correlation between initial and final lateral misalignment Structure inaccuracy Angle (degree) Angle of rotation Purposefully induced misalignment (um) Resulting misalignment (um) Misalignment after subtraction of rotation 2-2 top left top right bottom left bottom right Purposefully induced misalignment (um) Correlation via deformation of polymer alignment ridge 12

13 Conclusion What has been achieved: Self-aligned assembly of ribbon to ferrule Self-aligned assembly to silicon photonic chip Demonstrated feasibility of single-mode optics assembly in high speed microelectronics tools Single-mode optics requires < 2 um alignment Demonstrated self-alignment to 1-2 um from +/- 10 um purposeful misalignment Limit of re-alignment set by structure accuracy +/- 0.5 um for ribbon to Si alignment +/- 1.5 um for ribbon to ferrule alignment 13

14 Team and acknowledgments IBM Watson, NY USA Interface design, Si fabrication IBM Research - Tokyo Ribbon to ferrule assembly IBM Bromont C2MI Ribbon to Si assembly Outside partners Shotaro Takenobu Polymer waveguide fabrication Masato Shiino Ferrule fabrication Supported by 14

Automated High-Throughput Assembly for Photonic Packaging

Automated High-Throughput Assembly for Photonic Packaging Automated High-Throughput Assembly for Photonic Packaging IBM Assembly and Test - Bromont IBM Research - Watson / TRL P. Fortier N. Boyer A. Janta-Polczynski E. Cyr R. Langlois Y. Yoshi H. Numata T. Barwicz

More information

OPTICAL devices employed in fiber optical communication

OPTICAL devices employed in fiber optical communication IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, VOL. 22, NO. 6, NOVEMBER/DECEMBER 2016 8200712 A Novel Approach to Photonic Packaging Leveraging Existing High-Throughput Microelectronic Facilities

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

Chip and system-level integration technologies for silicon photonics

Chip and system-level integration technologies for silicon photonics Chip and system-level integration technologies for silicon photonics Bert Jan Offrein 5th International Symposium for Optical Interconnect in Data Centres Outline The need for integration at component

More information

Tackling the optical interconnection challenge for the Integrated Photonics Revolution

Tackling the optical interconnection challenge for the Integrated Photonics Revolution Tackling the optical interconnection challenge for the Integrated Photonics Revolution Dr. Ir. TU Delft, Precision and Microsystems Engineering m.tichem@tudelft.nl Microfabrication and MEMS Si microfabrication

More information

Super Low-Loss, Super High-Density Multi-Fiber Optical Connectors

Super Low-Loss, Super High-Density Multi-Fiber Optical Connectors by Katsuki Suematsu *, Masao Shinoda *, Takashi Shigenaga *, Jun amakawa *2, Masayoshi Tsukamoto *2, oshimi Ono *3 and Takayuki Ando *3 Optical connectors will be a key element in configuring large-scale

More information

Compact hybrid plasmonic-si waveguide structures utilizing Albanova E-beam lithography system

Compact hybrid plasmonic-si waveguide structures utilizing Albanova E-beam lithography system Compact hybrid plasmonic-si waveguide structures utilizing Albanova E-beam lithography system Introduction Xu Sun Laboratory of Photonics and Microwave Engineering, Royal Institute of Technology (KTH),

More information

Micro/nanophotonics at VTT

Micro/nanophotonics at VTT Micro/nanophotonics at VTT Timo Aalto (timo.aalto@vtt.fi) VTT Technical Research Centre of Finland Micro and nanotechnology seminar, St Petersburg, 16 th Nov 2010 2 Outline Overview of micro and nanophotonics

More information

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape Beam Leads The vast majority of chips are intended for connection with thermosonic bonds: all other methods require some modification to the wafer. As early as 1972, Jordan described three gang-bonding

More information

Simulation of Vector Mode Grating Coupler Interfaces for Integrated Optics. Chris Nadovich

Simulation of Vector Mode Grating Coupler Interfaces for Integrated Optics. Chris Nadovich Simulation of Vector Mode Grating Coupler Interfaces for Integrated Optics Chris Nadovich Research Objective The novel combination of a forked holographic grating with a Bragg coupler structure to create

More information

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda: EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie SOI Micromachining Agenda: SOI Micromachining SOI MUMPs Multi-level structures Lecture 5 Silicon-on-Insulator Microstructures Single-crystal

More information

OmniCure Assembly Solutions

OmniCure Assembly Solutions OmniCure Assembly Solutions Thin Film Filter WDM Module Challenge Assembling multiple components within a WDM module while maximizing the signal through the component. Solution The OmniCure S2000 UV Spot

More information

Automating Hybrid Circuit Assembly

Automating Hybrid Circuit Assembly Automating Hybrid Circuit Assembly Die Attach The demand for hybrid circuits has remained strong as emerging and existing applications continue to rely on this proven technology. Developers of applications

More information

Efficient, broadband and compact metal grating couplers for silicon-on-insulator waveguides

Efficient, broadband and compact metal grating couplers for silicon-on-insulator waveguides Efficient, broadband and compact metal grating couplers for silicon-on-insulator waveguides Stijn Scheerlinck, Jonathan Schrauwen, Frederik Van Laere, Dirk Taillaert, Dries Van Thourhout and Roel Baets

More information

Flip Chip - Integrated In A Standard SMT Process

Flip Chip - Integrated In A Standard SMT Process Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical

More information

EPO-TEK Selector Guide

EPO-TEK Selector Guide Selector Guide www.epotek.com Electrically & Thermally Conductive Thermally Conductive/Electrically Insulating Optical/Fiber Optic Innovative Epoxy Adhesive Solutions for Over 45 Years Electrically & Thermally

More information

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Daniel D. Evans and Zeger Bok Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad, CA 92010

More information

Precision Electroforming in High-Strength NiColoy

Precision Electroforming in High-Strength NiColoy Taking the Stress out of Electroforming www.nicoform.com Precision Electroforming in High-Strength NiColoy Copyright 2007 NiCoForm, Inc. (Rochester, NY) Electroforming What is it? What is it good for?

More information

SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL

SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL 2017 IEEE 67th Electronic Components and Technology Conference SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL YoungRae Kim 1, JaeHun Bae 1, MinHwa Chang 1, AhRa Jo 1,

More information

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor

More information

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,

More information

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Advanced Packaging Business Development Asia Introduction to Fan-Out WLP Introduction World of mobile gadgetry continues to rapidly evolve

More information

PERFORMANCE SPECIFICATION SHEET

PERFORMANCE SPECIFICATION SHEET INCH-POUND MIL-PRF-29504/18 25 November 2008 PERFORMANCE SPECIFICATION SHEET TERMINI, FIBER OPTIC, CONNECTOR, REMOVABLE, ENVIRONMENT RESISTING, GENDERLESS TERMINUS, REAR RELEASE, CERAMIC FERRULE, 1.25

More information

PERFORMANCE SPECIFICATION SHEET

PERFORMANCE SPECIFICATION SHEET INCH-POUND MIL-PRF-29504/15A 12 November 2002 SUPERSEDING MIL-T-29504/15 21 May 1992 PERFORMANCE SPECIFICATION SHEET TERMINI, FIBER OPTIC, CONNECTOR, REMOVABLE, ENVIRONMENT RESISTING, SOCKET TERMINUS,

More information

Bridging the Gap Between Nanophotonic Waveguide Circuits and Single Mode Optical Fibers Using Diffractive Grating Structures

Bridging the Gap Between Nanophotonic Waveguide Circuits and Single Mode Optical Fibers Using Diffractive Grating Structures Copyright 2010 American Scientific Publishers All rights reserved Printed in the United States of America Journal of Nanoscience and Nanotechnology Vol. 10, 1551 1562, 2010 Bridging the Gap Between Nanophotonic

More information

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration 2017 IEEE 67th Electronic Components and Technology Conference First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration Tailong Shi, Chintan

More information

Polymer-based optical interconnects using nano-imprint lithography

Polymer-based optical interconnects using nano-imprint lithography Polymer-based optical interconnects using nano-imprint lithography Arjen Boersma,Sjoukje Wiegersma Bert Jan Offrein, Jeroen Duis, Jos Delis, Markus Ortsiefer, Geert van Steenberge, MikkoKarppinen, Alfons

More information

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging

More information

9/4/2008 GMU, ECE 680 Physical VLSI Design

9/4/2008 GMU, ECE 680 Physical VLSI Design ECE680: Physical VLSI Design Chapter II CMOS Manufacturing Process 1 Dual-Well Trench-Isolated CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 p-well poly n-well SiO 2 n+ p-epi p+ p+ 2 Schematic Layout

More information

Chemical Mechanical Planarization

Chemical Mechanical Planarization 1 Chemical Mechanical Planarization SFR Workshop & Review November 14, 2002 David Dornfeld, Fiona Doyle, Costas Spanos, Jan Talbot Berkeley, CA 2 Focus of this presentation CMP research milestones in SFR

More information

Trench Structure Improvement of Thermo-Optic Waveguides

Trench Structure Improvement of Thermo-Optic Waveguides International Journal of Applied Science and Engineering 2007. 5, 1: 1-5 Trench Structure Improvement of Thermo-Optic Waveguides Fang-Lin Chao * Chaoyang University of Technology, Wufong, Taichung County

More information

Optical Fiber Curl. Application Notes. Author. Issued. Abstract. Keywords. Sudipta Bhaumik. May 2013

Optical Fiber Curl. Application Notes. Author. Issued. Abstract. Keywords. Sudipta Bhaumik. May 2013 Application Notes Optical Fiber Curl Author Sudipta Bhaumik Issued May 2013 Abstract Curl is one of the geometrical attributes of optical fiber. This paper describes measurement and importance of Fiber

More information

Application Note AN 992

Application Note AN 992 Beam Lead Attachment Methods Application Note AN 992 Description This application note gives the first time user a general description of various attachment methods for beam lead devices. The attached

More information

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis Supporting Information: Model Based Design of a Microfluidic Mixer Driven by Induced Charge Electroosmosis Cindy K. Harnett, Yehya M. Senousy, Katherine A. Dunphy-Guzman #, Jeremy Templeton * and Michael

More information

CONSULT COLDSPRING FOR ASSISTANCE IN EDITING THIS SPECIFICATION GUIDE FOR SPECIFIC APPLICATIONS.

CONSULT COLDSPRING FOR ASSISTANCE IN EDITING THIS SPECIFICATION GUIDE FOR SPECIFIC APPLICATIONS. SECTION NUMBERS AND TITLES IN THIS SPECIFICATION UTILIZE MASTERFORMAT 2004. THIS SPECIFICATION GUIDE IS WRITTEN ACCORDING TO THE CONSTRUCTION SPECIFICATIONS INSTITUTE (CSI) THREE-PART SECTION FORMAT (1998)

More information

The History & Future of

The History & Future of The History & Future of CMP CMPUG July 2008 Karey Holland, Ph.D. kholland@nexplanar.com Ken Cadien, Ph.D. University of Alberta kcadien@ualberta.ca http://www.nexplanar.com http://www.ualberta.ca/ Outline

More information

UV15: For Fabrication of Polymer Optical Waveguides

UV15: For Fabrication of Polymer Optical Waveguides CASE STUDY UV15: For Fabrication of Polymer Optical Waveguides Master Bond Inc. 154 Hobart Street, Hackensack, NJ 07601 USA Phone +1.201.343.8983 Fax +1.201.343.2132 main@masterbond.com CASE STUDY UV15:

More information

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding

More information

Optoelectronic Chip Assembly Process of Optical MCM

Optoelectronic Chip Assembly Process of Optical MCM 2017 IEEE 67th Electronic Components and Technology Conference Optoelectronic Chip Assembly Process of Optical MCM Masao Tokunari, Koji Masuda, Hsiang-Han Hsu, Takashi Hisada, Shigeru Nakagawa, Science

More information

3D Stacking of Chips with Electrical and Microfluidic I/O Interconnects

3D Stacking of Chips with Electrical and Microfluidic I/O Interconnects 3D Stacking of Chips with Electrical and Microfluidic I/O Interconnects Calvin R. King, Jr., Deepak Sekar, Muhannad S. Bakir, Bing Dang #, Joel Pikarsky, and James D. Meindl Georgia Institute of Technology,

More information

A novel pick-and-place process for ultra-thin chips on flexible smart systems Thomas Meissner (Hahn-Schickard)

A novel pick-and-place process for ultra-thin chips on flexible smart systems Thomas Meissner (Hahn-Schickard) A novel pick-and-place process for ultra-thin chips on flexible smart systems Thomas Meissner (Hahn-Schickard) Dr. rer. nat. Outline 1. Introduction to Hahn-Schickard 2. Motivation 3. Pick process 4. Application

More information

Fraunhofer IZM Bump Bonding and Electronic Packaging

Fraunhofer IZM Bump Bonding and Electronic Packaging Fraunhofer IZM Bump Bonding and Electronic Packaging Fraunhofer Institute for Reliability and Microintegration (IZM) Gustav-Meyer-Allee 25 13355 Berlin Germany Dipl.-Ing. Thomas Fritzsch Contact: thomas.fritzsch@izm.fraunhofer.de

More information

Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance

Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance Sasanka L. Kanuparthi, Jesse E. Galloway and Scott McCann Amkor Technology 1900 S Price Rd, Chandler, AZ, USA, 85286 Phone: (480)

More information

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication

More information

CMOS Manufacturing process. Design rule set

CMOS Manufacturing process. Design rule set CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital

More information

Crack extension research of FR4 substrate embedded 90 bend optical fiber under the random vibration Wei Li 1,a, Dejian Zhou 1,b

Crack extension research of FR4 substrate embedded 90 bend optical fiber under the random vibration Wei Li 1,a, Dejian Zhou 1,b 4th International Conference on Machinery, Materials and Computing Technology (ICMMCT 2016) Crack extension research of FR4 substrate embedded 90 bend optical fiber under the random vibration Wei Li 1,a,

More information

Welcome to NTT-AT. AT s Booth

Welcome to NTT-AT. AT s Booth Welcome to NTT-AT AT s Booth Copyright 2006 2008NTT Advanced Technology Corporation Adhesives for Fabricating Optical Devices UV-curing Adhesive for Attaching Filter Optical fibers Adhesives for optical

More information

Self-aligned via and trench for metal contact in III-V semiconductor devices

Self-aligned via and trench for metal contact in III-V semiconductor devices Self-aligned via and trench for metal contact in III-V semiconductor devices Jun Fei Zheng a Intel Corporation, Santa Clara, California 95052 Hilmi Volkan Demir Nanotechnology Research Center, Department

More information

Simple UV-based Soft-lithography Process for. Fabrication of Low-Loss Polymer PSQ-L-based. Waveguides

Simple UV-based Soft-lithography Process for. Fabrication of Low-Loss Polymer PSQ-L-based. Waveguides Simple UV-based Soft-lithography Process for Fabrication of Low-Loss Polymer PSQ-L-based Waveguides Jie Teng 1, 2, 4, Stijn Scheerlinck 4, Geert Morthier 4, Roel Baets 4, Hongbo Zhang 2,3, Xigao Jian 2,3,

More information

Published in: Proceedings of the 19th Annual Symposium of the IEEE Photonics Benelux Chapter, 3-4 November 2014, Enschede, The Netherlands

Published in: Proceedings of the 19th Annual Symposium of the IEEE Photonics Benelux Chapter, 3-4 November 2014, Enschede, The Netherlands Characterization of Ge/Ag ohmic contacts for InP based nanophotonic devices Shen, L.; Wullems, C.W.H.A.; Veldhoven, van, P.J.; Dolores Calzadilla, V.M.; Heiss, D.; van der Tol, J.J.G.M.; Smit, M.K.; Ambrosius,

More information

Mechanically Flexible Interconnects with Highly Scalable Pitch and Large Stand-off Height for Silicon Interposer Tile and Bridge Interconnection

Mechanically Flexible Interconnects with Highly Scalable Pitch and Large Stand-off Height for Silicon Interposer Tile and Bridge Interconnection Mechanically Flexible Interconnects with Highly Scalable Pitch and Large Stand-off Height for Silicon Interposer Tile and Bridge Interconnection Chaoqi Zhang, Hyung Suk Yang, and Muhannad S. Bakir School

More information

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong 10.1149/1.2982882 The Electrochemical Society BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION S. Sood and A. Wong Wafer Bonder Division, SUSS MicroTec Inc., 228 SUSS Drive, Waterbury Center,

More information

Nanoimprinting in Polymers and Applications in Cell Studies. Albert F. YEE Chemical Engineering & Materials Science UC Irvine

Nanoimprinting in Polymers and Applications in Cell Studies. Albert F. YEE Chemical Engineering & Materials Science UC Irvine Nanoimprinting in Polymers and Applications in Cell Studies Albert F. YEE Chemical Engineering & Materials Science UC Irvine Presentation outline Motivation Reversal imprinting Soft inkpad imprinting on

More information

On-chip MEMS for automated chip-to-chip assembly

On-chip MEMS for automated chip-to-chip assembly On-chip MEMS for automated chip-to-chip assembly Dr. Ir. Marcel Tichem, Ir. Tjitte-Jelte Peters, Kai Wu MSc TU Delft, Precision and Microsystems Engineering Photonics Event, Koningshof, Veldhoven, 2 June

More information

Material based challenge and study of 2.1, 2.5 and 3D integration

Material based challenge and study of 2.1, 2.5 and 3D integration 1 Material based challenge and study of 2.1, 2.5 and 3D integration Toshihisa Nonaka Packaging Solution Center R&D Headquarters Hitachi Chemical Co., Ltd., Sep. 8, 2016 Hitachi Chemical Co., Ltd. 2010.

More information

Illuminating Innovations

Illuminating Innovations Illuminating Innovations TM Silicone Solutions for LED Packaging Emir Debastiani Application Engineer Dow Corning Brazil Email: emir.debastiani@dowcorning.com Table of Contents Dow Corning Introduction

More information

THE FOURTEENTH MICROOPTICS CONFERENCE

THE FOURTEENTH MICROOPTICS CONFERENCE THE FOURTEENTH MICROOPTICS CONFERENCE TECHNICAL DIGEST Organized by Vrije Universiteit Brussel Department of Applied Physics and Photonics September 25 (Thu.) September 27 (Sat.), 2008 Diamant Conference

More information

TEMPERATURE-DEPENDENT REFRACTIVE INDICES OF OPTICAL PLANAR WAVEGUIDES

TEMPERATURE-DEPENDENT REFRACTIVE INDICES OF OPTICAL PLANAR WAVEGUIDES TEMPERATURE-DEPENDENT REFRACTIVE INDICES OF OPTICAL PLANAR WAVEGUIDES Aiman Kassir a, Abang Annuar Ehsan b, Noraspalelawati Razali b, Mohd Kamil Abd Rahman a and Sahbudin Shaari b Faculty of Applied Sciences,

More information

First Electrically Pumped Hybrid Silicon Laser

First Electrically Pumped Hybrid Silicon Laser First Electrically Pumped Hybrid Silicon Laser UCSB Engineering Insights Oct 18 th 2006 Mario Paniccia Intel Corporation 1 Sept 18 th 2006 What We are Announcing Research Breakthrough: 1st Electrically

More information

FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON

FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON Maxim Fadel and Edgar Voges University of Dortmund, High Frequency Institute, Friedrich-Woehler Weg 4, 44227 Dortmund, Germany ABSTRACT

More information

Imbedding Ultra-Thin Chips in Polymers

Imbedding Ultra-Thin Chips in Polymers Imbedding Ultra-Thin Chips in Polymers M.-U. Hassan, C. Schomburg, E. Penteker, C. Harendt, T. Hoang and J.N. Burghartz Institut für Mikroelektronik Stuttgart (IMS CHIPS) Allmandring 30A, 70569 Stuttgart,

More information

BGA Package Underfilm for Autoplacement. Jan Danvir Tom Klosowiak

BGA Package Underfilm for Autoplacement. Jan Danvir Tom Klosowiak BGA Package Underfilm for Autoplacement Jan Danvir Tom Klosowiak NIST-ATP Acknowledgment Project Brief Microelectronics Manufacturing Infrastructure (October 1998) Wafer-Scale Applied Reworkable Fluxing

More information

Assembly Challenges in Developing 3D IC Package with Ultra High Yield and High Reliability

Assembly Challenges in Developing 3D IC Package with Ultra High Yield and High Reliability Assembly Challenges in Developing 3D IC Package with Ultra High Yield and High Reliability Raghunandan Chaware, Ganesh Hariharan, Jeff Lin, Inderjit Singh, Glenn O Rourke, Kenny Ng, S. Y. Pai Xilinx Inc.

More information

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications Ed Elce, Chris Apanius, Jeff Krotine, Jim Sperk, Andrew Bell, Rob Shick* Sue Bidstrup-Allen, Paul Kohl Takashi Hirano,

More information

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction 3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction Gilbert Lecarpentier*, Jean-Stéphane Mottet* SET S.A.S. (Smart Equipment Technology), 131 Impasse Barteudet, 74490

More information

Surface plasmon dielectric waveguides

Surface plasmon dielectric waveguides Surface plasmon dielectric waveguides Igor I. Smolyaninov, Yu-Ju Hung, and Christopher C. Davis Department of Electrical and Computer Engineering, University of Maryland, College Park, MD 20742 Phone:

More information

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website : 9 rue Alfred Kastler - BP 10748-44307 Nantes Cedex 3 - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr September 2011 - Version 1 Written by: Romain FRAUX

More information

10x Technology, LLC Bringing Advanced Materials to Life

10x Technology, LLC Bringing Advanced Materials to Life 0x Technology, LLC Bringing Advanced Materials to Life Continuous R2R Coating Methodology to Manufacture Precision Microstructures for Displays, High-Brightness LEDs, Traffic Signs, Solar Concentrators

More information

5. Packaging Technologies Trends

5. Packaging Technologies Trends 5. Packaging Technologies Trends Electronic products and microsystems continue to find new applications in personal, healthcare, home, automotive, environmental and security systems. Advancements in packaging

More information

MRSI-175Ag Epoxy Dispenser

MRSI-175Ag Epoxy Dispenser MRSI-175Ag Epoxy Dispenser Applications: Microwave & RF Modules MEMS Semiconductor Packaging Multi-Chip Modules Hybrid Circuits Optical Modules Overview The MRSI-175Ag Conductive Epoxy Dispenser handles

More information

Preface Preface to First Edition

Preface Preface to First Edition Contents Foreword Preface Preface to First Edition xiii xv xix CHAPTER 1 MEMS: A Technology from Lilliput 1 The Promise of Technology 1 What Are MEMS or MST? 2 What Is Micromachining? 3 Applications and

More information

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Joohan Lee, Joseph J. Griffiths, and James Cordingley GSI Group Inc. 60 Fordham Rd. Wilmington, MA 01887 jlee@gsig.com

More information

Plasma for Underfill Process in Flip Chip Packaging

Plasma for Underfill Process in Flip Chip Packaging Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015

More information

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies

More information

Introduction to Lithography

Introduction to Lithography Introduction to Lithography G. D. Hutcheson, et al., Scientific American, 290, 76 (2004). Moore s Law Intel Co-Founder Gordon E. Moore Cramming More Components Onto Integrated Circuits Author: Gordon E.

More information

Nano-imprinting Lithography Technology І

Nano-imprinting Lithography Technology І Nano-imprinting Lithography Technology І Agenda Limitation of photolithograph - Remind of photolithography technology - What is diffraction - Diffraction limit Concept of nano-imprinting lithography Basic

More information

nanosilicon Nanophotonics

nanosilicon Nanophotonics nanosilicon Nanophotonics Lorenzo Pavesi Universita di Trento Italy Outline Silicon Photonics NanoSilicon photonics Silicon Nanophotonics NanoSilicon Nanophotonics Conclusion Outline Silicon Photonics

More information

ADOPT Winter School Merging silicon photonics and plasmonics

ADOPT Winter School Merging silicon photonics and plasmonics ADOPT Winter School 2014 Merging silicon photonics and plasmonics Prof. Min Qiu Optics and Photonics, Royal Institute of Technology, Sweden and Optical Engineering, Zhejiang University, China Contents

More information

Module 4 Design for Assembly

Module 4 Design for Assembly Module 4 Design for Assembly Lecture 2 Design for Welding-I Instructional Objective By the end of this lecture, the student will learn: (a) how a weld joint should be designed to improve the joint performance,

More information

CSP Die Shrink Solution for Memory Devices

CSP Die Shrink Solution for Memory Devices CSP Die Shrink Solution for Memory Devices Young G. Kim, Nader Gamini, and Craig Mitchell youngk@tessera.com, 408-894-0700 ngamini@rambus.com, 650-944-7806 craigm@tessera.com, 408-894-0700 Abstract The

More information

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Analog Devices ADSP KS-160 SHARC Digital Signal Processor Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,

More information

Calibration technique for MEMS membrane type strain sensors

Calibration technique for MEMS membrane type strain sensors Calibration technique for MEMS membrane type strain sensors Li Cao a, Tae Song Kim b, Jia Zhou a, Susan C. Mantell a *, and Dennis L. Polla b a Dept. of Mechanical Engineering, University of Minnesota,

More information

Progress towards In-Mold Assembly of Mesoscle Rigid Body Revolute Joints

Progress towards In-Mold Assembly of Mesoscle Rigid Body Revolute Joints NSF GRANT # DMI0457058 NSF PROGRAM NAME: Mat. Proc. Progress towards In-Mold Assembly of Mesoscle Rigid Body Revolute Joints Satyandra K. Gupta 1, Kamlakar Rajurkar 2 1 University of Maryland, College

More information

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT YOUR Strategic TECHNOLOGY PARTNER Wafer Back-End OPTO PACKAGING PROCESS DEVELOPMENT CONCEPT FLIP CHIP PROTOTYping ENGINEERING TESTING SMT PRODUCTION CHIP ON BOARD SUPPLY CHAIN MANAGEMENT Next Level 0f

More information

Section I Problem Definition Supporting Documents

Section I Problem Definition Supporting Documents Section I Problem Definition Supporting Documents 1.1 Annotated Bibliography Hot Embossing [B1] Sung Won, Y., Toshihiko, N., Masaharu, T., and Ryutaro, M., 2008, Fabrication of Micro Mold for Hot Embossing

More information

Cost of Integrated Circuits

Cost of Integrated Circuits Cost of IC Design 1 Cost of Integrated Circuits NRE (Non-Recurrent Engineering) costs fixed design time and effort, mask generation independent of sales volume / number of products one-time cost factor

More information

Challenges and Future Directions of Laser Fuse Processing in Memory Repair

Challenges and Future Directions of Laser Fuse Processing in Memory Repair Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.

More information

Flip Chip Joining on FR-4 Substrate Using ACFs

Flip Chip Joining on FR-4 Substrate Using ACFs Flip Chip Joining on FR-4 Substrate Using ACFs Anne Seppälä, Seppo Pienimaa*, Eero Ristolainen Tampere University of Technology Electronics Laboratory P.O. Box 692 FIN-33101 Tampere Fax: +358 3 365 2620

More information

Bare Die Assembly on Silicon Interposer at Room Temperature

Bare Die Assembly on Silicon Interposer at Room Temperature Minapad 2014, May 21 22th, Grenoble; France Bare Die Assembly on Silicon Interposer at Room Temperature W. Ben Naceur, F. Marion, F. Berger, A. Gueugnot, D. Henry CEA LETI, MINATEC 17, rue des Martyrs

More information

Welcome MNT Conference 1 Albuquerque, NM - May 2010

Welcome MNT Conference 1 Albuquerque, NM - May 2010 Welcome MNT Conference 1 Albuquerque, NM - May 2010 Introduction to Design Outline What is MEMs Design General Considerations Application Packaging Process Flow What s available Sandia SUMMiT Overview

More information

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT YOUR Strategic TECHNOLOGY PARTNER Wafer Back-End OPTO PACKAGING PROCESS DEVELOPMENT CONCEPT FLIP CHIP PROTOTYping ENGINEERING TESTING SMT PRODUCTION CHIP ON BOARD SUPPLY CHAIN MANAGEMENT Next Level 0f

More information

LOAD RESPONSE AND FAILURE OF THICK RTM COMPOSITE LUGS

LOAD RESPONSE AND FAILURE OF THICK RTM COMPOSITE LUGS ICAS2 CONGRESS LOAD RESPONSE AND FAILURE OF THICK RTM COMPOSITE LUGS Markus Wallin 1, Olli Saarela 1 and Francesco Pento 2 1 Helsinki University of Technology and 2 Patria Finavicomp Keywords: composite

More information

Conductive Adhesive Applications to Imprint Circuitry

Conductive Adhesive Applications to Imprint Circuitry Conductive Adhesive Applications to Imprint Circuitry Liye Fang Department of Electrical Engineering, T. J. Watson School of Engineering and Applied Science, State University of New York at Binghamton,

More information

Micro- and Nano-Technology... for Optics

Micro- and Nano-Technology... for Optics Micro- and Nano-Technology...... for Optics 3.2 Lithography U.D. Zeitner Fraunhofer Institut für Angewandte Optik und Feinmechanik Jena Electron Beam Column electron gun beam on/of control magnetic deflection

More information

TGV and Integrated Electronics

TGV and Integrated Electronics TGV and Integrated Electronics Shin Takahashi ASAHI GLASS CO., LTD. 1 Ambient Intelligence Green Energy/Environment Smart Factory Smart Mobility Smart Mobile Devices Bio/Medical Security/Biometrics 2 Glass

More information

L-JACK Termination Procedure

L-JACK Termination Procedure L-JACK Termination Procedure 1.1 These instructions detail the recommended termination procedures for L-com's L-JACK, a ruggedized LC connector. 2. Contents 2.1 Please check the contents of this package

More information

PROJECT PERIODIC REPORT

PROJECT PERIODIC REPORT PROJECT PERIODIC REPORT Grant Agreement number: 619456 Project acronym: SITOGA Project title: Silicon CMOS compatible transition metal oxide technology for boosting highly integrated photonic devices with

More information

Building the 21 st Century Integrated Silicon Photonics Ecosystem

Building the 21 st Century Integrated Silicon Photonics Ecosystem Building the 21 st Century Integrated Silicon Photonics Ecosystem Integrated Photonics is about data and sensing VISION Establish technology, business, and education framework for industry, government,

More information

Multi-Piece EasyStep Product Installation Instructions

Multi-Piece EasyStep Product Installation Instructions Tools/materials you might need for proper installation 6D galvanized screws caulking gun shims tape measure 1/8 drill bit Phillips screw driver cardboard china marker (or grease pencil) furring strips

More information

Using PDMS Micro-Transfer Moulding for Polymer Flip Chip Packaging on MEMS

Using PDMS Micro-Transfer Moulding for Polymer Flip Chip Packaging on MEMS Using PDMS Micro-Transfer Moulding for Polymer Flip Chip Packaging on MEMS Edward K.L. Chan, Cell K.Y. Wong, M. Lee, Matthew M.F. Yuen, Yi-Kuen Lee Department of Mechanical Engineering Hong Kong University

More information