Investigation of Rapid-Prototyping Methods for 3D Printed Power Electronic Module Development

Size: px
Start display at page:

Download "Investigation of Rapid-Prototyping Methods for 3D Printed Power Electronic Module Development"

Transcription

1 Investigation of Rapid-Prototyping Methods for 3D Printed Power Electronic Module Development Haotao Ke, Adam Morgan, Ronald Aman, Douglas C Hopkins, Fellow Laboratory for Packaging Research in Electronic Energy Systems (PREES) Future Renewable Electric Energy Delivery and Management Systems Center (FREEDM) Department of Electrical and Computer Engineering North Carolina State University Raleigh, NC Tele: Fax: hke@ncsu.edu, ajmorga4@ncsu.edu, rlaman@ncsu.edu, dchopkins@ncsu.edu Abstract The recent research in wide-bandgap (WBG) power electronic semiconductors has produced a wide variety of device and combinational topologies, such as HFETS, MOSHFETS, and the Cascode Pair. Each variation needs to be tested with certain package criteria (e.g. high voltage SiC devices up to 15kV, high current GaN devices up to 300A, or unprecedented high frequencies). Having a common package is costly and cannot provide an investigation of optimized performance. Hence, use of a rapid prototyping method to print power electronic packages and modules is needed. Also, the continual move to higher frequencies will require greater integration of packaging into the end application, as is presently done with point-of-load converters. The future modules will take on more functional integration, including more mechanical features, which further supports use of printed fabrication technologies. It is not reasonable to assume that a complete module can be directly printed, though most would be; some assembly is required. This paper discusses partitioning of a module process, and identifying key elements that can be combined for optimum power package production. To select the best process, or combination, for rapid-prototype printing of power modules current, Additive Manufacturing (AM) methods are evaluated, such as Stereolithography (SLA), Selective Laser sintering (SLS), and Fused Deposition Manufacturing (FDM). Several modules were fabricated to demonstrate mechanical resolutions in the packaging. A thermoplastic printer, specifically the MakerBot, which is a high end consumer 3D printer, produces packages with 100 micron resolution. The build object can have surface texture enhancement with post chemical treatment. Today, this is finding a home and proving useful in low volume rapid prototyping in small electronics companies. The ABS plastics are typically rated for <105⁰C applications. Another printed module to be reported uses a high-end commercial machine with <20 microns in resolution (Stratasys Objet) using standard UV curable polymers. This provides a slightly higher temperature range with greater mechanical integrity. Materials for >250 ⁰C that use both UV and thermal sintering are available, but not evaluated in this paper. Functional integration can include electrical, mechanical, and thermal appendages and sub-systems. Electrical sub-systems, such as gate drivers and sensors, can impact process partitioning, by requiring low power circuit fabrication processes integrated with those for high power. This paper demonstrates a printed polymer substrate process for functional integration of a signal-circuit. Since nearly all AM processes were developed initially for mechanical systems, many processed materials have not been electrically characterized, though the basic material compositions may have suitable electrical characteristics. This paper categorizes several materials for their potential suitability for power packaging. The evaluation is based on the electrical, mechanical, and thermal parameters, along with precision, surface texture (affecting electric field contours) and process times. Cost and performance will be of main concern. Key words Additive manufacturing; Power electronic; Printed electronics; Rapid prototyping 1

2 I. Introduction The next generation of power electronic semiconductor devices is making its way into broader markets, such as the smart grid, and this trend will only continue [1, 2]. Different applications have different design requirements, for example, electrical and physical isolation requirements pertaining to interconnection layouts and packaging terminations for medium and high power applications. Working voltages and environmental pollution levels dictate minimum clearance and creepage distances to prevent harmful breakdown in open-air structures [3]. Power packaging is trending more towards an integrated module design approach, instead of discrete semiconductor device packages. This will in turn foster the development of newer electrophysical topologies for applications, such as electric vehicles and photovoltaics to increase electrical and physical densities [2, 4]. During the module prototype development period, having a common power package can prove to be costly and may not necessarily provide optimized electrical, magnetic, mechanical, and thermal performance. Therefore, a rapid prototyping method, namely 3D printing, could be utilized when manufacturing power electronic packages. II. Investigation of AM Methods and Material The basic power module includes seven elements: the power semiconductor device(s), direct bonded copper (DBC) substrate, base plate, interconnects, housing, encapsulate, and terminations. Furthermore, by adding control circuitry, the module is converted into an intelligent power module (IPM). Each element may have an optimum AM material and process for its manufacture. However, designing for manufacturability, reliability, and cost seek to minimize process steps, and variations in material and interfaces. Additive manufacturing is just starting to investigate substantial use of mixed materials and composites. Thus, the immediate research is to evaluate existing materials and suitability to print each element, or, preferred, to print multiple elements having functional integration. Materials are divided at the top level as electrically conductive and electrically isolating. Metal interconnection, for example use traditional processes to solder / wire bond interconnections between devices. However, there has also been positive research regarding printing copper as interconnection. Experiments were done for building up copper posts on a DBC substrate by an electron beam (Ebeam) process. The result is shown in Fig. 1. Copper patterns with 3mm height, 2mm spacing and feature size 750 microns, were formed on a double sided Direct Bonded Copper (DBC) substrate. A critical challenge to the fabrication was stress management within the DBC by controlling the time rate of change of the thermal gradient within the structure. The pattern is representative of a Vivaldi antenna array used in RF systems. The results demonstrate the possibility of a printed metal on ceramic system for more complex interconnections or intricate structures. Further work will optimize the printing process and electrically characterize the printed metal patterning for power packaging. The AM techniques could be brought in to print the traces and interconnects within the module. Also, the concept of an IPM could be applied by combining control circuitry within the housing. Fig. 1 E-beam printed Cu posts on DBC substrate As mentioned above, one of the goals of this work is to develop a fabrication process for future power module designs that enable greater integration of peripheral components and features. A main element of any power module is the housing. The housing provides the module with its overall strength, integrity, and electrical and environmental isolation, as well as contains all of the inner electronic components. The power module also interfaces with external circuitry, such as gate drivers and loads. III. Additive Manufacturing Methods One objective of the power module design process is to print an embedded control and gate-drive circuit within a housing, hence tightly coupling the signal and power processing components. Combining signal and power by AM methods requires re-evaluation of AM materials and processes. An selection processes and materials, based on ready availability (i.e. not custom formulations), were evaluated for potential use as either an electrical conductor or dielectric at the temperatures needed by power modules. The temperatures depend on application, and range from accommodate new wide bandgap power semiconductors, such as GaN and SiC. Technologies selected were Fuse Deposition Modeling (FDM), Stereolithography (SLA), Selective Laser Sintering (SLS), Inkjet 3D Printing (3DP), and Laminated Object Manufacturing (LOM). 2

3 Traditional power module housings, which provide the environmental protection for the device during operation, are typically cast with materials, such as thermoset allyls/epoxy, Diallyl phthalate (DAP), thermoplastic polyester, and Polybutylene terephthalates (PBT). These materials provide the housing with overall mechanical strength, electrical isolation, and sufficient thermal conductivity. Therefore, tensile strength, Young s modulus, electrical / thermal conductivity, and the coefficient of thermal expansion are considered as criteria when bringing in AM technology to the housing fabrication process. In Fig. 2, a comparison of AM Materials and Traditional Housing Material is given based on the Heat Deflection Temperature (HDT) rating versus Tensile Strength. These are the primary parameters when integrating thermal and mechanical features into the housing, particularly with a focus to higher operating temperatures of the WBG semiconductors. The tensile strength / heat deflection temperatures are measured following ASTM D-638 and ASTM D-648 standards. strength of the more commonly used epoxy, which is cured by chemical reaction, and has yet to have been reported for use in 3D printing of structures. The AM materials with more desirable properties, such as high dielectric strength, low water absorption, high chemical resistance, good flame retardance, and most importantly, low economic cost, are needed if AM materials are to become commonly used in power package housings. Another underlying problem is that most AM materials are not tested or properties given in data sheets for electrical performance. Conversely, properties show that thermoset plastics are worthy of being used as AM material for power packaging applications due to their similar performance with the DAP/PBT material, but processing is a challenge. To achieve the goal of integrating a signal-level control circuit into the housing, precision of printing methods needed evaluation. Power packaging housings require relatively fine-features compared to the vast majority of traditional 3D printed objects. (Though, those features are generally considered large features compared to processes used in the microelectronics industry). Results are given in Table 1 for the selected methods cited above. Fig.2 Material Property Comparison of AM Materials and Traditional Housing Material In Fig. 2 it can be seen that most of the AM materials lie between DAP and PBT when considering the heat deflection temperature. Two SLA materials show better temperature withstand capability than epoxy. These materials are potentially useful in high temperature packaging. For the tensile strength, most AM materials are close to DAP/PBT; yet none of them exceed the tensile Table 1. Precision of AM Methods AM Methods Layer Tolerance Thickness (mm) (mm) Cost Fuse Deposition Modeling (Makerbot) Low Stereolithography 0.05 (3D system) 0.25 High Selective Laser Sintering (3D High system) Inkjet 3D Printing Laminated Object Manufacturing (SD300) Varies by system Varies by system Depends on material Low The smallest component in the control circuit design is a 0805 (80mil x 50mil, 2.3mm x 1.27mm) surface mount resistor. The smallest geometry is the lead pitch of the gate drive chip (0.85mm). To mount the component in the printed lid, the resolution (layer thickness and tolerance) should be smaller than the component geometry. As in [5], FDM methods could not provide a surface with desirable 3

4 smoothness. These methods produce rough textures on the surface that make it difficult to dispense conductor traces and place components. A developing solution is to use an alcohol (e.g. acetone) surface treatment that dissolve and smooth the surfaces; although this diminishes previously printed fine geometries. The SLS process has the capability to achieve the accuracy needed for placing small 0805 components. However, the cost is high when compared to a similar housing printed by FDM or SLA methods, where the cost of the latter is 10 times lower. The LOM process uses a binder between printed layers, which affects the thermal stability and water absorption of the housing material making it not suitable for power packaging. Based on these drawbacks, SLA and 3DP methods are the preferred choice to produce AM housings. secured with a standard epoxy process. The lid is fitted onto the housing with the substrate leads protruding through the lid openings. The substrate leads are folded onto the lid. The gate lead and any sensor leads (from the substrate) are connected with Ag-loaded polymer. To provide greater connection strength, caverns can be patterned into the lid to allow a Ag-loaded epoxy to flow in and form a stronger stress relieved bond. The final step is to fill the housing through the lid with silicone, which is vacuum cured. SUBSTRATE PROCESS 1a. DBC Patterning & Solder Masking HOUSING PROCESS 2a. Housing Printing LID PROCESS 3a. Lid Printing W/ Ckt Pattern IV. Experimental Design and Process As previously stated, the main goal was to develop a module housing that contained an embedded gate driver circuit, as seen in Fig. 3, adhering to requirements and specifications utilized by the industry. The 3D printed power module housing, described in the sections below, was created by a Stratysys Objet350 Connex 3D printer using VeroClear-RGD810 and TangoPlus FLX930. The housing contains a gate driver circuit printed into the housing lid, which sets into the housing body that contains the power semiconductors. 1b. Die Placement, Attach & Wire Bonding 1c. Terminal Placement & Solder Attach 4. Housing Attachment to Substrate 3b. Component Placement 3c. Conductive Printed Polymer Interconnect & Terminal Attach 5. Lid Attach to Housing 6. Silicone Encapsulate Fill, Vacuum Cure, & Test Fig. 4. Design process flow chart Fig.3 Power Module Circuit Schematic Production of the full module is summarized in Fig. 4. The DBC substrate is processed with traditional power module assembly processes, such as a two-level solder hierarchy. The substrate could have been secured to a baseplate also.) The lid is printed with an embedded circuit pattern; components placed lead-side upward, and a Ag-loaded polymer is dispensed into/onto the component leads to form the traces and interconnection. Also, terminations are connected and secured to the lid traces with the conductive polymer. The housing is fitted over the substrate and For the material and equipment used in the experiment, a FAN3122TMX gate driver (SOIC8 package) is used in the embedded circuit. A Si power MOSFET (IRFC3205, 55V/110A) and diode (IR135DM12CCB, 1200V/8A) are used as the controlled devices. The following materials and equipment are used for their respective applications listed: Orthodyne M20 wedge bonder with 4mil Al wire interconnection, EFD solder paste S10D502B2 (Sn10/Pb88/Ag2) and 63NCLR (Sn63/Pb37) for die attachment and terminal attachment, Wacker SEMICOSIL 921 for silicone encapsulation, DuPont 5025 silver conductor for the conductive traces in the control circuit, and Nordson EFD dispensing system for trace dispensing. 4

5 The dimensions of DBC substrate conform to standardized dimensions developed for rapid prototyping of projects at the University s packaging facility (PREES). The dimensions are shown in Fig. 5, along with a picture of one of the standardized layouts. Interconnect paths were created by trenches 1mm deep and 0.5mm wide, and filled with dispensed conductive silver paste (DuPont 5025). The circuit was cured at 120 ⁰C for 10 to 15 minutes. A test circuit is shown in Fig.7. Fig.5. Standard DBC Substrate (mm) This housing design was chosen to mimic a Vicor HDC300B Converter Brick Module to show compatibility with current power module technology. SolidWorks was used to draft STL (stereolithography) file required by many 3D printers, including the Objet printer. Fig.7. (a) Test sample for silver paste curing. (b) Test sample with mounted components The FAN3122TMX gate driver IC (8 pin SOIC), is mounted upside down in its respective receptacle. Passive components, such as the capacitors and resistors, are mounted on top of pedestals within the connecting trenches to inhibit the flow of conductive silver paste underneath the components, which may lead to short circuits. A side view of the connecting trench is shown in Figure mm Fig.6. SolidWorks Design for Power Module (a) Lid and (b) Housing 1.0mm Pedestal 0.5mm 0.25mm 0.5mm A housing lid was designed to cap off the internal power electronics, give mechanical strength to the gate, source, and drain terminals, and to incorporate an embedded gate driver circuit that would otherwise be stationed separately from the module, e.g. on an external PCB. Greater power densities and switching speeds are obtained by embedding such circuits into the power module. V. Housing Body and Lid Fabrication The most novel aspect of this power module housing design is the incorporation of the gate driver circuit into the lid itself. The drain, source, and gate terminal holes were labeled A, B, and C, respectively, using the Objet printer. A separate silk screen labeling step is not required. The gate driver circuit was routed on the lid s surface, in between terminal holes A, B, and C. Holes A and B are rectangular and aligned with the brass terminals on the DBC substrate. Adjacent to each of these are indents for the nuts and screws used to connect the drain and source terminals to an external circuit. The gate hole allows for a circular gate lead on the substrate to pass through, be bent over, and soldered into the gate driver circuit. Fig. 8a. Trench dimensions with Pedestal Fig.8b. Trench Profile The trench is set 0.25mm below the lid s surface to provide an overflow region for the conductive silver paste to contain possible surface over accumulation of printed silver paste. Also, included in the lid are three terminals for V DD, GND, and IN for the gate driver IC, as shown in Fig. 7b. In Fig. 9 are images of the lid and housing together (upper image), and the housing with substrate (lower image). New 5

6 designs, layouts, and structures can easily be produced making way for true 3D power modules that could include orthogonal components and structures. Objet 350 Connex and VeroClear-RGD810 was used to create an open housing that fits over the substrate. The Object also produced a lid for the module. The lid was patterned with embedded trenches for dispensed, silverloaded conductor material; indents for insertions of electrical components as part of a gate drive circuit, and recessed features for holding mechanical fastener hardware, e.g. nuts, for making metal terminations with the substrate. The module housing and lid are fitted together, and silicone is back-filled and vacuum cured to provide electrical isolation and attachment. Figure 10 Cost Comparison for Object 350 in Low Volume Situation Fig.9. Module Lid with Housing (top) and Housing with Substrate (bottom) VI. Cost Overview The work performed here is focused on rapid prototyping of power electronic modules that have similar net shaping and terminations as found in other high volume commercial products. Some cost analysis is enlightening to determine a break point when prototyping versus small volume manufacturing should be considered. In regards to cost efficiency, the Objet material is not currently well suited for mass production due to its high cost. The production of the housing body and lid cost approximately $200. The material portion of the cost was responsible for less than ten percent of the overall housing production cost. The majority of the cost is due to the machine time, as Fig. 10 shows. This machine cost is primarily composed of the maintenance contract and replacement cost. As the technology progresses the cost of material will likely decrease. VII. Results and Conclusion In this paper several AM methods, materials and assembly processes are evaluated for rapid prototyping a power electronics module. The overall module form factor mimicked a Vicor HDC300B Converter Brick Module. The module used a traditional DBC (Direct Bonded Copper) substrate with power semiconductors and high-current terminals solder attached to the patterned Cu substrate. The A set of standardized processes and subassemblies have been developed to provide quick prototyping of power modules that includes materials for future higher temperature wide bandgap (WBG) power semiconductor systems. References [1] M. A. Briere. The power electronics market and the status of GaN based power devices. Presented at Compound Semiconductor Integrated Circuit Symposium (CSICS), 2011 IEEE. 2011,. DOI: /CSICS [2] P. Gammon. Silicon and the wide bandgap semiconductors, shaping the future power electronic device market. Presented at Ultimate Integration on Silicon (ULIS), th International Conference On. 2013,. DOI: /ULIS [3] Y. Liu, "Design rule for isolation," in Power Electronic Packaging: Design, Assembly Process, Reliability and Modeling, 1st ed. Anonymous New York: Springer, 2012, pp [4] S. Timothe, R. Nicolas, C. Jean-Christophe, G. Victor and I. Pheng. A novel power system in package with 3D chip on chip interconnections of the power transistor and its gate driver. Presented at Power Semiconductor Devices and ICs (ISPSD), 2011 IEEE 23rd International Symposium On. 2011,. DOI: /ISPSD [5] H. Ke, Y. Xu, D. C. Hopkins, Conceptual Development Using 3D Printing Technologies for 8kV SiC Power Module Package, 46th International Conference and Exhibition on Microelectronics, Orlando, FL, Sep Oct,

ADDITIVE MANUFACTURING IN POWER ELECTRONICS PACKAGING

ADDITIVE MANUFACTURING IN POWER ELECTRONICS PACKAGING ADDITIVE MANUFACTURING IN POWER ELECTRONICS PACKAGING Prof. Douglas C Hopkins, Ph.D. Haotao KE Laboratory for Research in Electronic Energy Packaging North Carolina State Univeristy 1791 Varsity Drive,

More information

Flexible Substrates for Smart Sensor Applications

Flexible Substrates for Smart Sensor Applications Flexible Substrates for Smart Sensor Applications A novel approach that delivers miniaturized, hermetic, biostable and highly reliable smart sensor modules. AUTHORS Dr. Eckardt Bihler, Dr. Marc Hauer,

More information

Packaging Technologies for SiC Power Modules

Packaging Technologies for SiC Power Modules Packaging Technologies for SiC Power Modules Masafumi Horio Yuji Iizuka Yoshinari Ikeda ABSTRACT Wide bandgap materials such as silicon carbide (SiC) and gallium nitride (GaN) are attracting attention

More information

Chapter 14. Designing with FineLine BGA Packages

Chapter 14. Designing with FineLine BGA Packages Chapter 14. Designing with FineLine BGA Packages S53009-1.3 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices

More information

10 Manor Parkway, Suite C Salem, New Hampshire

10 Manor Parkway, Suite C Salem, New Hampshire Micro-Precision Technologies (MPT) is an independent manufacturer of hybrid integrated circuits, multichip modules, and high-precision thick film substrates for the military, medical, avionics, optoelectronics,

More information

Rockwell R RF to IF Down Converter

Rockwell R RF to IF Down Converter Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

Welcome Packaging Research in Electronic Energy Systems (PREES) CIRCUIT DESIGN BEYOND THE SCHEMATIC

Welcome Packaging Research in Electronic Energy Systems (PREES) CIRCUIT DESIGN BEYOND THE SCHEMATIC Characterization of Ultra-Thin Flexible Ceramics for High-Density, 3D-Stackable Substrates for Wearable Power Electronics Xin Zhao Bo Gao Douglas C. Hopkins North Carolina State University Presented at

More information

Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste

Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste SEMIKRON Pty Ltd 8/8 Garden Rd Clayton Melbourne 3168 VIC Australia Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste For some years now, the elimination of bond

More information

Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc.

Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc. Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices Nahum Rapoport, Remtec, Inc. 1 Background Electronic Products Designers: under pressure to decrease cost and size Semiconductor

More information

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C EPRC 12 Project Proposal Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C 15 th August 2012 Page 1 Motivation Increased requirements of high power semiconductor device

More information

14. Designing with FineLine BGA Packages

14. Designing with FineLine BGA Packages 14. Designing with FineLine BGA Packages S51014-1.0 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices (PLDs)

More information

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS

More information

Building HDI Structures using Thin Films and Low Temperature Sintering Paste

Building HDI Structures using Thin Films and Low Temperature Sintering Paste Building HDI Structures using Thin Films and Low Temperature Sintering Paste Catherine Shearer, James Haley and Chris Hunrath Ormet Circuits Inc. - Integral Technology California, USA chunrath@integral-hdi.com

More information

Challenges for Embedded Device Technologies for Package Level Integration

Challenges for Embedded Device Technologies for Package Level Integration Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI

More information

Intelligent sensor systems for condition monitoring through additive manufacture of ceramic packages

Intelligent sensor systems for condition monitoring through additive manufacture of ceramic packages Intelligent sensor systems for condition monitoring through additive manufacture of ceramic packages Robert Kay, Maria Mirgkizoudi, Ji Li, Russell Harris, Alberto Campos-Zatarain & David Flynn IeMRC Annual

More information

All-Polyimide Thermal Interface Products

All-Polyimide Thermal Interface Products All-Polyimide Thermal Interface Products SMTA Harsh Environment Electronics Workshop Dearborn, MI 6/24/03 Jim Fraivillig Fraivillig Technologies Boston, MA Why polyimide? HARSH ENVIRONMENT ELECTRONICS.

More information

Designing With High-Density BGA Packages for Altera Devices. Introduction. Overview of BGA Packages

Designing With High-Density BGA Packages for Altera Devices. Introduction. Overview of BGA Packages Designing With High-Density BGA Packages for Altera Devices December 2007, ver. 5.1 Application Note 114 Introduction As programmable logic devices (PLDs) increase in density and I/O pins, the demand for

More information

Intel Pentium Processor W/MMX

Intel Pentium Processor W/MMX Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:

More information

AlSiC for Optoelectronic Thermal Management and Packaging Designs

AlSiC for Optoelectronic Thermal Management and Packaging Designs for Optoelectronic Thermal Management and Packaging Designs Mark A. Occhionero, Richard W. Adams, Dave Saums Ceramics Process Systems Chartley, MA 02712-0338 Abstract Aluminum silicon carbide () metal

More information

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor

More information

Motorola PC603R Microprocessor

Motorola PC603R Microprocessor Construction Analysis Motorola PC603R Microprocessor Report Number: SCA 9709-551 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:

More information

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Analog Devices ADSP KS-160 SHARC Digital Signal Processor Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,

More information

Contents. Preface... V

Contents. Preface... V Preface... V 1 MID Technology and Mechatronic Integration Potential... 1 1.1 Technological Basics... 1 1.1.1 Definition and Root Principle... 1 1.1.2 Geometric Classification... 2 1.1.3 Potential of 3D-MID

More information

Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM

Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM Construction Analysis Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM Report Number: SCA 9412-394 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone:

More information

PEC (Printed Electronic Circuit) process for LED interconnection

PEC (Printed Electronic Circuit) process for LED interconnection PEC (Printed Electronic Circuit) process for LED interconnection Higher wattage LED s/ power components or their placement in higher densities, requires a larger dissipation of heat in a more effective

More information

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative

More information

Long-term reliability of SiC devices. Power and Hybrid

Long-term reliability of SiC devices. Power and Hybrid Long-term reliability of SiC devices Power and Hybrid Rob Coleman Business Development and Applications Manager TT electronics, Power and Hybrid Roger Tall Product Specialist Charcroft Electronics Ltd

More information

Maximum MAX662 12V DC-DC Converter

Maximum MAX662 12V DC-DC Converter Construction Analysis Maximum MAX662 12V DC-DC Converter Report Number: SCA 9512-445 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

High Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper

High Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper High Efficiency UV LEDs Enabled by Next Generation Substrates Whitepaper Introduction A primary industrial market for high power ultra-violet (UV) LED modules is curing equipment used for drying paints,

More information

Advanced Power Modules with AlN-Substrates Extending Current Capability and Lifetime

Advanced Power Modules with AlN-Substrates Extending Current Capability and Lifetime Advanced Power Modules with AlN-Substrates Extending Current Capability and Lifetime U.Scheuermann SEMIKRON Elektronik GmbH, Sigmundstraße 2, 9431 Nuremberg, Germany Tel.: ++49-911-6559-381 Fax: ++49-911-6559-414

More information

UMC UM F-7 2M-Bit SRAM

UMC UM F-7 2M-Bit SRAM Construction Analysis UMC UM 613264F-7 2M-Bit SRAM Report Number: SCA 9609-511 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:

More information

The Development of a Novel Stacked Package: Package in Package

The Development of a Novel Stacked Package: Package in Package The Development of a Novel Stacked Package: Package in Package Abstract Stacked die Chip Scale Packages (CSPs) or Fine-pitch BGAs (FBGAs) have been readily adopted and integrated in many handheld products,

More information

Additive Manufacturing Technology

Additive Manufacturing Technology Additive Manufacturing Technology ME 012193 Spring I 2018 By Associate Prof. Xiaoyong Tian Cell:13709114235 Email: leoxyt@mail.xjtu.edu.cn Lecture 02 Fundmental AM processes Interactions in AM processes

More information

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic

More information

Beam Lead Attachment Methods. Application Note 992

Beam Lead Attachment Methods. Application Note 992 Beam Lead Attachment Methods Application Note 992 Introduction This application note gives the first time user a general description of various attachment methods for beam lead devices. The attached table

More information

Application Note AN 992

Application Note AN 992 Beam Lead Attachment Methods Application Note AN 992 Description This application note gives the first time user a general description of various attachment methods for beam lead devices. The attached

More information

Motorola MC68360EM25VC Communication Controller

Motorola MC68360EM25VC Communication Controller Construction Analysis EM25VC Communication Controller Report Number: SCA 9711-562 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:

More information

Motorola MPA1016FN FPGA

Motorola MPA1016FN FPGA Construction Analysis Motorola MPA1016FN FPGA Report Number: SCA 9711-561 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax: 602-515-9781

More information

Qualification and Performance Specification for High Frequency (Microwave) Printed Boards

Qualification and Performance Specification for High Frequency (Microwave) Printed Boards Qualification and Performance Specification for High Frequency (Microwave) Printed Boards Developed by the High Speed/High Frequency Board Performance Subcommittee (D-22) of the High Speed/High Frequency

More information

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA) Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA) Seung Wook Yoon, Yaojian Lin and Pandi C. Marimuthu STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 E-mail

More information

Lead Free, Zero Shrink, Substrate Bonded LTCC System

Lead Free, Zero Shrink, Substrate Bonded LTCC System Lead Free, Zero Shrink, Substrate Bonded LTCC System R.L. Wahlers, A.H. Feingold and M. Heinz Electro-Science Laboratories, 416 E. Church Rd., King of Prussia, PA, 19406 Abstract Previous papers have reported

More information

Economical aluminum substrates make light work of visible LED circuits

Economical aluminum substrates make light work of visible LED circuits Economical aluminum substrates make light work of visible LED circuits Advances in solid state light emitting diodes (LEDs) over the last several years have opened new applications for these devices. Traditionally

More information

Lecture 22: Integrated circuit fabrication

Lecture 22: Integrated circuit fabrication Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................

More information

High temperature operation of SiC transistors

High temperature operation of SiC transistors 1 / 32 High temperature operation of SiC transistors ATW on Thermal Management, Los Gatos Cyril BUTTAY 1, Marwan ALI 2, Oriol AVINO 1,2, Hervé MOREL 1, Bruno ALLARD 1 1 Laboratoire Ampère, Lyon, France

More information

Design for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau*

Design for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau* Page 1 of 9 Design for Plastic Ball Grid Array Solder Joint Reliability The Authors S.-W. R. Lee, J. H. Lau* S.-W. R. Lee, Department of Mechanical Engineering, The Hong Kong University of Science and

More information

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape Beam Leads The vast majority of chips are intended for connection with thermosonic bonds: all other methods require some modification to the wafer. As early as 1972, Jordan described three gang-bonding

More information

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages Introduction AN-5026 Demanding space and weight requirements of personal computing and portable electronic equipment has led to many innovations in IC packaging. Combining the right interface and logic

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM Construction Analysis Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM Report Number: SCA 9703-499 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

An Overview of Methods for Rapid Prototyping and Near Net Shape Manufacture. Ivor Davies. RP&T Centre WMG, University of Warwick

An Overview of Methods for Rapid Prototyping and Near Net Shape Manufacture. Ivor Davies. RP&T Centre WMG, University of Warwick An Overview of Methods for Rapid Prototyping and Near Net Shape Manufacture Ivor Davies RP&T Centre WMG, University of Warwick 2 Contents Rapid Prototyping Basic Principle Data Requirements RP Processes

More information

Dallas Semicoductor DS80C320 Microcontroller

Dallas Semicoductor DS80C320 Microcontroller Construction Analysis Dallas Semicoductor DS80C320 Microcontroller Report Number: SCA 9702-525 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:

More information

Packaging Design for Lawrence Berkeley National Laboratory High Resistivity CCDs

Packaging Design for Lawrence Berkeley National Laboratory High Resistivity CCDs Packaging Design for Lawrence Berkeley National Laboratory High Resistivity CCDs R. J. Stover a*, W. E. Brown a, L. B. Robinson a, D. K. Gilmore a, M. Wei a, C. Lockwood a a University of California Observatories/Lick

More information

High Definition Selective Metallization for Printed Electronics

High Definition Selective Metallization for Printed Electronics High Definition Selective Metallization for Printed Electronics Wolfgang Decker VAST FILMS, Ltd. Outline Introduction of VAST FILMS What is Selective Metalization Range of Applications for Selective Metalization

More information

NEC 79VR5000 RISC Microprocessor

NEC 79VR5000 RISC Microprocessor Construction Analysis NEC 79VR5000 RISC Microprocessor Report Number: SCA 9711-567 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

SURFACE-MOUNTING OF POWER DEVICES TO ALUMINUM HEAT SINKS

SURFACE-MOUNTING OF POWER DEVICES TO ALUMINUM HEAT SINKS TO ALUMINUM HEAT SINKS SMTA PanPacific Thermal Management Hawaii March 11, 2004 Jim Fraivillig Fraivillig Technologies Boston, MA PowerSite technology. Convert aluminum heat sinks to surface-mount applications

More information

The Optimal Passive Thermal Management Soldering and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink

The Optimal Passive Thermal Management Soldering and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink The Optimal Passive Thermal Management ing and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink Jim Fraivillig Fraivillig Technologies 3315 Toro Canyon Road Austin,

More information

Altera EPM7128SQC EPLD

Altera EPM7128SQC EPLD Construction Analysis Altera EPM7128SQC160-15 EPLD Report Number: SCA 9712-569 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:

More information

Additive Manufacturing or 3D prototyping. OO, November the 18 th

Additive Manufacturing or 3D prototyping. OO, November the 18 th Additive Manufacturing or 3D prototyping OO, November the 18 th Definition Additive Manufacturing is defined in ASTM F2792-12 as an assembly process of successive thin layer of materials by using numerical

More information

A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area-Array Based Package Types

A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area-Array Based Package Types A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area-Array Based Package Types T. Leneke and S. Hirsch TEPROSA Otto-von-Guericke University Magdeburg, Germany thomas.leneke@teprosa.de

More information

Conductive Adhesive Applications to Imprint Circuitry

Conductive Adhesive Applications to Imprint Circuitry Conductive Adhesive Applications to Imprint Circuitry Liye Fang Department of Electrical Engineering, T. J. Watson School of Engineering and Applied Science, State University of New York at Binghamton,

More information

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

System in Package: Identified Technology Needs from the 2004 inemi Roadmap System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It

More information

Non-Hermetic Packaging of RF Multi-Chip Modules

Non-Hermetic Packaging of RF Multi-Chip Modules Non-Hermetic Packaging of RF Multi-Chip Modules Matthew Gruber Lockheed Martin MST Moorestown, NJ 1 A Comment about this Presentation In accordance with ITAR restrictions, a few concessions had to be made

More information

Design for Testability Guidelines. Conventional and EC-1 In-Circuit Test Fixtures

Design for Testability Guidelines. Conventional and EC-1 In-Circuit Test Fixtures Design for Testability Guidelines Conventional and EC-1 In-Circuit Test Fixtures Revision F August 20, 2001 1. All test targets are preferred to be on one side of the PCB. ECT is quite capable of equipping

More information

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Advanced Packaging Business Development Asia Introduction to Fan-Out WLP Introduction World of mobile gadgetry continues to rapidly evolve

More information

Micron Semiconductor MT4LC16M4H9 64Mbit DRAM

Micron Semiconductor MT4LC16M4H9 64Mbit DRAM Construction Analysis Micron Semiconductor MT4LC16M4H9 64Mbit DRAM Report Number: SCA 9705-539 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:

More information

Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance

Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance Sasanka L. Kanuparthi, Jesse E. Galloway and Scott McCann Amkor Technology 1900 S Price Rd, Chandler, AZ, USA, 85286 Phone: (480)

More information

Design for Flip-Chip and Chip-Size Package Technology

Design for Flip-Chip and Chip-Size Package Technology Design for Flip-Chip and Chip-Size Package Technology Vern Solberg Solberg Technology Consulting Madison, Wisconsin Abstract As new generations of electronic products emerge they often surpass the capability

More information

JOINT INDUSTRY STANDARD

JOINT INDUSTRY STANDARD JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About

More information

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication Abstract Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication Dave Sommervold, Chris Parker, Steve Taylor, Garry Wexler. The Bergquist Company Prescott,

More information

WIRE BOND CAPACITORS, RESISTORS & INTEGRATED PASSIVE COMPONENTS FOR CHIP & WIRE ASSEMBLY

WIRE BOND CAPACITORS, RESISTORS & INTEGRATED PASSIVE COMPONENTS FOR CHIP & WIRE ASSEMBLY WIRE BOND CAPACITORS, RESISTORS & INTEGRATED PASSIVE COMPONENTS FOR CHIP & WIRE ASSEMBLY ABOUT AVX COMPANY INFORMATION AVX is a leading international manufacturer and supplier of a vast portfolio of advanced

More information

National Semiconductor LM2672 Simple Switcher Voltage Regulator

National Semiconductor LM2672 Simple Switcher Voltage Regulator Construction Analysis National Semiconductor LM2672 Simple Switcher Voltage Regulator Report Number: SCA 9712-570 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,

More information

Andreas Gebhardt. Understanding Additive Manufacturing. Rapid Prototyping - Rapid Tooling - Rapid Manufacturing ISBN:

Andreas Gebhardt. Understanding Additive Manufacturing. Rapid Prototyping - Rapid Tooling - Rapid Manufacturing ISBN: Andreas Gebhardt Understanding Additive Manufacturing Rapid Prototyping - Rapid Tooling - Rapid Manufacturing ISBN: 978-3-446-42552-1 For further information and order see http://www.hanser.de/978-3-446-42552-1

More information

LTCC SYSTEMS and LTCC DESIGN RULES

LTCC SYSTEMS and LTCC DESIGN RULES LTCC SYSTEMS and LTCC DESIGN RULES Low Temperature Co-fired Ceramic revision status: G page 1 of 19 Table of Contents: 1 General page 3 2 Commercial LTCC tape systems page 4 3 Design possibilities page

More information

Prototyping Process Choosing the best process for your project

Prototyping Process Choosing the best process for your project Prototyping Process Choosing the best process for your project Proto Labs, Inc. 5540 Pioneer Creek Dr. Maple Plain, MN 55359 P: (763) 479 3680 F: (763) 479 2679 www.protolabs.com 2009 Proto Labs. All rights

More information

Oki M A-60J 16Mbit DRAM (EDO)

Oki M A-60J 16Mbit DRAM (EDO) Construction Analysis Oki M5117805A-60J 16Mbit DRAM (EDO) Report Number: SCA 9707-545 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

The Pros of Conformal Coatings

The Pros of Conformal Coatings The Pros of Conformal Coatings Choosing the right coating to preserve and protect electronics in harsh environments Introduction Many chemicals found in the oil, gas, and petrochemical industries can consign

More information

Comparison of topside contact layouts for power dies embedded in PCB

Comparison of topside contact layouts for power dies embedded in PCB 1 / 23 Comparison of topside contact layouts for power dies embedded in PCB ESTC 2016, Grenoble Chenjiang YU 1, Cyril BUTTAY 2, Éric LABOURÉ 1, Vincent BLEY 3, Céline COMBETTES 3, Gilles BRILLAT 3 1 GEEPS,

More information

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Daniel D. Evans and Zeger Bok Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad, CA 92010

More information

Solder joint reliability of cavity-down plastic ball grid array assemblies

Solder joint reliability of cavity-down plastic ball grid array assemblies cavity-down plastic ball grid array S.-W. Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo Alto,

More information

IPC Qualification and Performance Specification for Organic Multichip Module (MCM-L) Mounting and Interconnecting Structures IPC-6015

IPC Qualification and Performance Specification for Organic Multichip Module (MCM-L) Mounting and Interconnecting Structures IPC-6015 ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Qualification and Performance Specification for Organic Multichip Module (MCM-L) Mounting and Interconnecting Structures February 1998 A standard developed

More information

LPKF LDS Prototyping. Technology, Process Steps and Systems

LPKF LDS Prototyping. Technology, Process Steps and Systems LPKF LDS Prototyping Technology, Process Steps and Systems 1 Basics About LPKF LDS MID Molded Interconnected Devices: circuitry on three-dimensional carriers Basic part is a single-shot molded or 3D-printed

More information

THE ASPECTS ABOUT RAPID PROTOTYPING SYSTEM

THE ASPECTS ABOUT RAPID PROTOTYPING SYSTEM THE ASPECTS ABOUT RAPID PROTOTYPING SYSTEM Adrian P. POP 1, Petru UNGUR 1, Gheorghe BEJINARU MIHOC 2 1 University of Oradea, e-mail: adippop@yahoo.com; petru_ungur@yahoo.com; 2 Transilvania University

More information

Residual Stress Distribution and Adhesive Interface Strength Analysis of Thermosetting Resin Molding

Residual Stress Distribution and Adhesive Interface Strength Analysis of Thermosetting Resin Molding Residual Stress Distribution and Adhesive Interface Strength Analysis of Thermosetting Resin Molding GANBE, Tatsuya ASAI, Tatsuhiko OKAMOTO, Kenji ABSTRACT The number of products sealed with a thermosetting

More information

Welcome to Streamline Circuits Lunch & Learn. Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology

Welcome to Streamline Circuits Lunch & Learn. Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology Welcome to Streamline Circuits Lunch & Learn Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology Accurate PCB data is critical to the tooling process. Here are some key items

More information

Features Conductive Room Temperature Cure. Product Ref IP 4525IP Low viscosity adhesive & coating. High thermal conductivity

Features Conductive Room Temperature Cure. Product Ref IP 4525IP Low viscosity adhesive & coating. High thermal conductivity Properties and Part Selection Overview Selection Table - Epoxy-Based Adhesive Properties Features Conductive Room Temperature Cure Product Ref 120 132 4461IP 42IP 438 700 Properties High electrical conductivity

More information

Novel Approaches to Thermal Management for Power LED Packaging

Novel Approaches to Thermal Management for Power LED Packaging 50 Novel Approaches to Thermal Management for Power LED Packaging Thermal management is crucial for the efficiency and reliability of LED products which have become very popular during the past few years.

More information

Two Chips Vertical Direction Embedded Miniaturized Package

Two Chips Vertical Direction Embedded Miniaturized Package Two Chips Vertical Direction Embedded Miniaturized Package Shunsuke Sato, 1 Koji Munakata, 1 Masakazu Sato, 1 Atsushi Itabashi, 1 and Masatoshi Inaba 1 Continuous efforts have been made to achieve seemingly

More information

Materials and Fastening Solutions Study

Materials and Fastening Solutions Study May, 2009 Conducted by: Introduction and Methodology Purpose and Objectives Methodology This research was conducted to provide Design News with current information on the growing importance of processes

More information

SGS-Thomson M28C K EEPROM

SGS-Thomson M28C K EEPROM Construction Analysis SGS-Thomson M28C64-121 64K EEPROM Report Number: SCA 9710-559 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

Fundamentals of Sealing and Encapsulation

Fundamentals of Sealing and Encapsulation Fundamentals of Sealing and Encapsulation Sealing and Encapsulation Encapsulation and sealing are two of the major protecting functions of IC packaging. They are used to protect IC devices from adverse

More information

EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2006/23

EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2006/23 (19) Europäisches Patentamt European Patent Office Office européen des brevets (12) EUROPEAN PATENT APPLICATION (11) EP 1 667 226 A2 (43) Date of publication: 07.06.06 Bulletin 06/23 (1) Int Cl.: H01L

More information

Solder joint reliability of plastic ball grid array with solder bumped flip chip

Solder joint reliability of plastic ball grid array with solder bumped flip chip ball grid array with solder bumped Shi-Wei Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo

More information

TGV and Integrated Electronics

TGV and Integrated Electronics TGV and Integrated Electronics Shin Takahashi ASAHI GLASS CO., LTD. 1 Ambient Intelligence Green Energy/Environment Smart Factory Smart Mobility Smart Mobile Devices Bio/Medical Security/Biometrics 2 Glass

More information

Embedded Passives..con0nued

Embedded Passives..con0nued Embedded Passives..con0nued Why Embedded Passives? Improves the packaging efficiency System-on-Package (SOP); SLIM integration Reducing size Eliminating substrate assembly Minimizing solder joint failure

More information

DITF ToolKit 1. Standard Substrate Sizes (selected at the factory for optimum process)

DITF ToolKit 1. Standard Substrate Sizes (selected at the factory for optimum process) DITF ToolKit 1 DITF Toolkit Substrates Common Substrate Materials Alumina (99.5% min) єr = 9.9 Tan d = 1.5 x10-4 Aluminum Nitride (K170) єr = 8.9 Tan d = 2.0 x10-3 Beryllia (99.5%) єr = 6.7 Tan d = 3.0

More information

Challenges and Future Directions of Laser Fuse Processing in Memory Repair

Challenges and Future Directions of Laser Fuse Processing in Memory Repair Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.

More information

TOWARD MEMS!Instructor: Riadh W. Y. Habash

TOWARD MEMS!Instructor: Riadh W. Y. Habash TOWARD MEMS!Instructor: Riadh W. Y. Habash Students are presented with aspects of general production and manufacturing of integrated circuit (IC) products to enable them to better liaise with and participate

More information

*EP A2* EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2005/08

*EP A2* EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2005/08 (19) Europäisches Patentamt European Patent Office Office européen des brevets *EP00891A2* (11) EP 1 08 91 A2 (12) EUROPEAN PATENT APPLICATION (43) Date of publication: 23.02.0 Bulletin 0/08 (1) Int Cl.

More information

CHAPTER 3 ELECTROPLATING OF FDM-ABS

CHAPTER 3 ELECTROPLATING OF FDM-ABS 31 CHAPTER 3 ELECTROPLATING OF FDM-ABS 3.1 INTRODUCTION Electroplating can be referred to as, an electrodeposition process for producing a thick and consistent coating, using of metal or alloys, upon a

More information