Outlook for the Future Cleanrooms and Contamination Control Requirements for Pharma and µelectronic

The Regulatory and Legislative Situation and Technological Future in Worldwide Contamination Control

The Regulatory and Legislative Situation and Technological Future in Worldwide Contamination Control TUEV SUED Cleancert H. Weißsieker Contamination Control the chain of all technical and operational measures

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)

Micromachining AMT 2505

Micromachining AMT 2505 Shanmuga Raja.B (BVB0912004) Module leader : Mr. Raja Hussain Introduction Micromachining are inherently connected to the evolution of Micro Electro Mechanical Systems (MEMS). Decades

Lect. 2: Basics of Si Technology

Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

Technology process. It s very small world. Electronics and Microelectronics AE4B34EM. Why is the integration so beneficial?

It s very small world Electronics and Microelectronics AE4B34EM 9. lecture IC processing technology Wafer fabrication Lithography How to get 1 000 000 000 Components to 1 cm 2 Human hair on the surface

Review of CMOS Processing Technology

- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from

Semiconductor Device Fabrication

5 May 2003 Review Homework 6 Semiconductor Device Fabrication William Shockley, 1945 The network before the internet Bell Labs established a group to develop a semiconductor replacement for the vacuum

Platypus Gold Coated Substrates. Bringing Science to the Surface

Platypus Gold Coated Substrates Bringing Science to the Surface Overview Gold Coated Substrates - Gold Coating Introduction - Glossary of Terms - Gold Coating Methods - Critical Features Platypus Gold

Czochralski Crystal Growth

Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies

Gloveless Robotic Technologies in Aseptic. Personalized Cytotoxic. Association. Drugs. Sergio Mauri FEDEGARI GROUP

Gloveless Robotic Technologies in Aseptic PDA: Manufacturing A Global for Personalized Cytotoxic Association Sergio Mauri FEDEGARI GROUP Drugs Presentation outline Pharma outlook trends and the aseptic

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The

Introduction to Cleanroom

ECE 541/ME 541 Microelectronic Fabrication Techniques MW 4:00-5:15 pm, Taft Hall 204 Introduction to Cleanroom Zheng Yang ERF 3017, email: yangzhen@uic.edu Page 1 Semiconductor manufacture particulate

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

AND FABRICATION ENGINEERING ATTHE MICRO- NANOSCALE Fourth Edition STEPHEN A. CAMPBELL University of Minnesota New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Preface xiii prrt i OVERVIEW AND MATERIALS

WHAT IS A CLEAN ROOM?

WHAT IS A CLEAN ROOM? A clean room is an extremely sophisticated work environment, designed and built with the express purpose of providing a high level of cleanliness for a production or research facility.

KGC SCIENTIFIC Making of a Chip

KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process

Thermoforming packaging machine R 145 with MULTIVAC Clean Design. Maximum process reliability and cleanroom suitability

Thermoforming packaging machine R 145 with MULTIVAC Clean Design Maximum process reliability and cleanroom suitability MULTIVAC R 145 Clean Design Thermoforming packaging machine R 145 with MULTIVAC Clean

Physical Vapor Deposition (PVD) Zheng Yang

Physical Vapor Deposition (PVD) Zheng Yang ERF 3017, email: yangzhen@uic.edu Page 1 Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide

VLSI Design and Simulation

VLSI Design and Simulation CMOS Processing Technology Topics CMOS Processing Technology Semiconductor Processing How do we make a transistor? Fabrication Process Wafer Processing Silicon single crystal

AMI INTEGRITY TEST SYSTEM. Innovative solutions for the pharmaceutical industry

AMI INTEGRITY TEST SYSTEM Innovative solutions for the pharmaceutical industry AMI INTEGRITY TEST SYSTEM Innovative solutions for the pharmaceutical industry Our know-how Integrity challenges An innovative

MICROCHIP MANUFACTURING by S. Wolf

MICROCHIP MANUFACTURING by S. Wolf Chapter 8: CONTAMINATION- CONTROL & CLEANING TECHNOLOGY for ULSI APPLICATIONS 2004 by LATTICE PRESS CHAPTER CONTENTS Contamination-Types in IC Fabrication Sources of

IC/MEMS Fabrication - Outline. Fabrication

IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching Fabrication IC Fabrication Deposition Spin Casting PVD physical vapor deposition

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

Email: dashp@nitrkl.ac.in Office: BM-406, Mob: 8895121141 Webpage: http://homepage.usask.ca/~prd822/ MB: 205 Nonmanufacturing In continuation from last class... 2 Top-Down methods Mechanical-energy methods

Lecture 22: Integrated circuit fabrication

Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated

Engineered Ceramic Solutions. more than ceramics

Engineered Ceramic Solutions more than ceramics CERA SYSTEM Engineered Ceramic Solutions When wear and corrosion resistance as well as high temperature stability is required then our advanced technical

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology

Chemical Vapor Deposition

Chemical Vapor Deposition ESS4810 Lecture Fall 2010 Introduction Chemical vapor deposition (CVD) forms thin films on the surface of a substrate by thermal decomposition and/or reaction of gas compounds

Performance Testing of Novel Dosage Forms

RQA Ireland Regional Forum - Athlone, May 2016 Quality Considerations Pharma and Biopharma Performance Testing of Novel Dosage Forms Terry Way BPharm MAPS Dissolution Science Consultant Glasside Technologies

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Alternative Methods of Yttria Deposition For Semiconductor Applications Rajan Bamola Paul Robinson Origin of Productivity Losses in Etch Process Aggressive corrosive/erosive plasma used for etch Corrosion/erosion

HISTORY AND MILESTONES

HISTORY AND MILESTONES HISTORY AND MILESTONES DOC S.r.l., Documentation Organization & Consultancy, was established in 1997 by MASCO group C.E.O. Eng. Alberto Borella and Eng. Paolo Curtò who became Managing

More on VLSI Fabrication Technologies. Emanuele Baravelli

More on VLSI Fabrication Technologies Emanuele Baravelli Some more details on: 1. VLSI meaning 2. p-si epitaxial layer 3. Lithography 4. Metallization 5. Process timings What does VLSI mean, by the way?

HiPace Turbopumps. Innovation HiPace TM. The new Dimension in Vacuum Technology! Intelligent. Flexible. Efficient. YEARS TURBO 50PUMPS

HiPace Turbopumps Innovation HiPace TM The new Dimension in Vacuum Technology! Intelligent. Flexible. Efficient. YEARS TURBO 50PUMPS HiPace Turbopumps Innovation HiPace TM Ever wonder why all turbopumps

Dr. Sheelpriya walde Professor Gurunanak college of pharmacy, Nagpur

Dr. Sheelpriya walde Professor Gurunanak college of pharmacy, Nagpur GMP ( Adopted in 1975 ) In India Good manufacturing practices are the practices required in order to conform to guidelines recommended

INTEGRATED-CIRCUIT TECHNOLOGY

INTEGRATED-CIRCUIT TECHNOLOGY 0. Silicon crystal growth and wafer preparation 1. Processing Steps 1.1. Photolitography 1.2. Oxidation 1.3. Layer Deposition 1.4. Etching 1.5. Diffusion 1.6 Backend: assembly,

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

Technische Universität Graz Institute of Solid State Physics Deposition Franssila: Chapters 5 & 6 Peter Hadley Silicon wafers Total Thickness Variation: a good 8" Prime wafer would be < 15 m Site flatness

Nanoelectronics Fabrication Facility

Nanoelectronics Fabrication Facility Contents Introduction 2 Mask Making Module 4 Photolithography Module 6 Wet Etching and CMP Module 8 Dry Etching and Sputtering Module 10 Thermal Process and Implantation

Be careful what you wish for

Be careful what you wish for Four Point Probe Key measurement tool in microelectronics fabrication What is Four Point Probing Four Point Probing is a method for measuring the resistivity of a substance.

Downstream handling and Secondary Packging for BFS containers some considerations

Downstream handling and Secondary Packging for BFS containers some considerations Peter Åkerman Senior Advisor AstraZeneca, Sweden Operations Content Regulatory requirements Examples of downstream handling

SITE MASTER FILE For MHRA

ABC CO., LTD. For MHRA Prepared by Date Approved by Date Verified by Date Document No.: SMF, Version No: 01, Effective Date: 09/05/06 Document No.: SMF Version No.: 01 Effective Date: 09/05/06 Page 2 of

Lecture 5: Micromachining

MEMS: Fabrication Lecture 5: Micromachining Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, Recap: Last Class E-beam lithography X-ray

Laser Micromachining for Industrial Applications and R&D. 3D-Micromac AG. Symposium on Smart Integrated Systems in Chemnitz. 3D-Micromac AG

3D-Micromac AG Symposium on Smart Integrated Systems in Chemnitz 1 1 microdice - TLS-Dicing for separation of SiC 2 microprep - for high-throughput microstructure diagnostics 3 About 3D-Micromac AG 2 microdice

Chapter 2 Manufacturing Process

Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS

Isolation of elements

1 In an IC, devices on the same substrate must be isolated from one another so that there is no current conduction between them. Isolation uses either the junction or dielectric technique or a combination

Pharmatec GmbH Units for the Production, Storage and Distribution of High-purity Media. Lorem ipsum dolor sit 3

Pharmatec GmbH Units for the Production, Storage and Distribution of High-purity Media Lorem ipsum dolor sit 3 High purity media Contact Pharmatec for the planning, development and production of: High-purity

Page 1

Engineers to Healthcare Industry INTERTECH EQUIPTECHNOLOGIES PVT. LTD. Company Presentation 2014 www.intertechequip.com Page 1 INTERTECH Production facility Total Fabrication Area 75,000 ft2 & Clean room

PHARMACEUTICAL PRINCIPLES OF SOLID DOSAGE FORMS

PHARMACEUTICAL PRINCIPLES OF SOLID DOSAGE FORMS J. T. Carstensen, Ph.D. Professor of Pharmacy University of Wisconsin Madison, Wisconsin TECHNOMIC ^PUBLISHING CO.. INC J 1.ANCASTER BASET, TABLE OF CONTENTS

User Fees for the 4D LABS Fabrication Facility

User Fees for the 4D LABS Fabrication Facility 1. Clean Room Fees Service Clean Room access: Includes use of all Clean Room tools except for those in the groups listed below Group I tools: Plasma reactors

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

2. CMOS Fabrication, Layout, Design Rules Last module: Introduction to the course How a transistor works CMOS transistors This module: CMOS Fabrication Design Rules CMOS Fabrication CMOS transistors are

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

INTRODUCTION TO Semiconductor Manufacturing Technology SECOND EDITION Hong Xiao TECHNISCHE INFORMATIONSBiBUOTHEK UNIVERSITATSBIBLIOTHEK HANNOVER SPIE PRESS Bellingham,Washington USA Contents Preface to

FRONT END PROCESSES - CLEANING, LITHOGRAPHY, OXIDATION ION IMPLANTATION, DIFFUSION, DEPOSITION AND ETCHING

Manufacturing, Cleaning, Gettering - Chapter 4 FRONT END PROCESSES - CLEANING, LITHOGRAPHY, OXIDATION ION IMPLANTATION, DIFFUSION, DEPOSITION AND ETCHING Over the next several weeks, we ll study front

1.1 Background Cu Dual Damascene Process and Cu-CMP

Chapter I Introduction 1.1 Background 1.1.1 Cu Dual Damascene Process and Cu-CMP In semiconductor manufacturing, we always directed toward adding device speed and circuit function. Traditionally, we focused

Cu electroplating in advanced packaging

Cu electroplating in advanced packaging March 12 2019 Richard Hollman PhD Principal Process Engineer Internal Use Only Advancements in package technology The role of electroplating Examples: 4 challenging

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller Webpage: http://www.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604

Process Development and Process Integration of Semiconductor Devices

Process Development and Process Integration of Semiconductor Devices Mark T. Tinker, Ph.D. Department of Electrical Engineering University of Texas at Dallas Process Development Activities Worked in Process

Bearings for Extreme Special Environments (6) Present State and Future Trend of Koyo EXSEV Bearing

Bearings for Extreme Special Environments (6) Present State and Future Trend of Koyo EXSEV Bearing H. TAKEBAYASHI Outlines of Koyo EXSEV bearing series (bearings for extreme special environments) have

Nanotechnology Activities in Korea

Nanotechnology Activities in Korea Hee-Gook Lee President LG Electronics, Inc. CONTENTS I. National Programs Industry Academia NTRA II. Summaries Overview of Korean Approach Korean environments and the

Microbiological Consideration for Non-Sterile Pharmaceutical

May 1-3, 2012 Javits Center New York, NY Microbiological Consideration for Non-Sterile Pharmaceutical Dr. Leonard W. Mestrandrea Principal Consultant MESTRANDREA CONSULTING LLC Title Date Microbial Control

CMP COST ISSUES & IMPACT ON CONSUMABLES FOR MEMORY AND LOGIC

CMP COST ISSUES & IMPACT ON CONSUMABLES FOR MEMORY AND LOGIC CMPUG @CNSE April 16, 2016 Mike Corbett Managing Partner mcorbett@linx-consulting.com Agenda INTRODUCTION TO LINX CONSULTING SEMI INDUSRTY OUTLOOK

INTRODUCTION TO INDUSTRIAL PHARMACY LAB 1

INTRODUCTION TO INDUSTRIAL PHARMACY LAB 1 LAB INSTRUCTORS: LECT. ANAS T ARIK NAFEA ASSIST. LECT. ZAINAB HASSAN MAHDI Definition of Industrial Pharmacy The conversion of raw materials into certain dosage

Your ceramic-tooling partner for the front-end semiconductor industry

ew/company Profile 2005 4/4/05 9:59 AM Pagina 1 Schunk Semiconductor An international group of companies SCHUNK INGENIEURKERAMIK GmbH Hanns-Martin-Schleyer-Straße 5, 47877 Willich, Germany Tel.: +49 2154

http://www.sis.se http://www.sis.se http://www.sis.se http://www.sis.se http://www.sis.se Provläsningsexemplar / Preview SWEDISH STANDARD SS 2680:2004 Approved 2004-10-08 Edition 2 Contamination control

A Nano-thick SOI Fabrication Method

A Nano-thick SOI Fabrication Method C.-H. Huang 1, J.T. Cheng 1, Y.-K. Hsu 1, C.-L. Chang 1, H.-W. Wang 1, S.-L. Lee 1,2, and T.-H. Lee 1,2 1 Dept. of Mechanical Engineering National Central University,

EXHAUST MANAGEMENT PRIMARILY ACID COMPOUNDS. MINIMAL VOLATILE ORGANIC COMPOUNDS (VOC). HMDS FROM PHOTO CAN BE EXHAUSTED (RATHER THAN TO VOC EXHAUST).

EXHAUST MANAGEMENT EXHAUST MANAGEMENT ACID EXHAUST PRIMARILY ACID COMPOUNDS. MINIMAL VOLATILE ORGANIC COMPOUNDS (VOC). HMDS FROM PHOTO CAN BE EXHAUSTED (RATHER THAN TO VOC EXHAUST). AMMONIA NEEDS TO BE

Schematic creation of MOS field effect transistor.

Schematic creation of MOS field effect transistor. Gate electrode Drain electrode Source electrode Gate oxide Gate length Page 1 Step 0 The positively doped silicon wafer is first coated with an insulating

WFI New Ph Eur Selecting the best production option. Gordon Farquharson, July 2016

WFI New Ph Eur Selecting the best production option Gordon Farquharson, July 2016 The new WFI Monograph (0169) PRODUCTION Water for injections in bulk Water for injections in bulk is obtained from water

Temperature Scales. Questions. Temperature Conversions 7/21/2010. EE580 Solar Cells Todd J. Kaiser. Thermally Activated Processes

7/1/010 EE80 Solar Cells Todd J. Kaiser Flow of Wafer in Fabrication Lecture 0 Microfabrication A combination of Applied Chemistry, Physics and ptics Thermal Processes Diffusion & xidation Photolithograpy

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

CMOS Fabrication Dr. Bassam Jamil Adopted from slides of the textbook CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon

Lecture #18 Fabrication OUTLINE

Transistors on a Chip Lecture #18 Fabrication OUTLINE IC Fabrication Technology Introduction the task at hand Doping Oxidation Thin-film deposition Lithography Etch Lithography trends Plasma processing

Monday 8 th July Symposium 1 - Environmental Monitoring of Production Areas

Monday 8 th July 2013 Symposium 1 - Environmental Monitoring of Production Areas Dealing with Environmental Monitoring Out of Specification Results and Changes to ISO 14644 David Buckley Rev 2 1 Kaoru

SINGULUS TECHNOLOGIES. SINGULUS TECHNOLOGIES AG _ Q1 Presentation

SINGULUS TECHNOLOGIES _ Q1 Presentation May 2017 Agenda May 12, 2017-2 - 1 Overview 2 Financials 3 SINGULUS TECHNOLOGIES Segments & New Business Areas 4 SINGULUS TECHNOLOGIES Outlook SINGULUS TECHNOLOGIES

AC : MICROWAVE PLASMA CLEANER DESIGN FOR SEMI- CONDUCTOR FABRICATION AND MATERIALS PROCESSING LABO- RATORY USE

AC 2011-2416: MICROWAVE PLASMA CLEANER DESIGN FOR SEMI- CONDUCTOR FABRICATION AND MATERIALS PROCESSING LABO- RATORY USE Mustafa G. Guvench, University of Southern Maine Mustafa G. Guvench received M.S.

Impact of Advanced Memory Technologies on CMP Industry

Impact of Advanced Memory Technologies on CMP Industry CMPUG July 11, 2018 Mike Corbett Linx Consulting Inc. Outline Introduction to Linx Consulting Semi Industry Outlook CMP in Advanced Devices Conclusions

Chromatography Catalog

2015-2016 Chromatography Catalog Providing Septa, s and 96 and 384 Well Mats for 25 years Specialty Silicone Products, Inc. Corporate Technology Park 3 McCrea Hill Road Ballston Spa, NY 12020 Toll Free:

MEMS Fabrication. Beyond Integrated Circuits. MEMS Basic Concepts

MEMS Fabrication Beyond Integrated Circuits MEMS Basic Concepts Uses integrated circuit fabrication techniques to make mechanical as well as electrical components on a single chip. Small size 1µm 1mm Typically

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 5: Fabrication processes

CSCI 4974 / 6974 Hardware Reverse Engineering Lecture 5: Fabrication processes QUIZ 3: CMOS layout Quiz Discussion Rationale If you know how something is put together, you can figure out how to take it

Nanotechnology Principles, Applications, Careers, and Education. Copyright 2011 The Pennsylvania State University

Nanotechnology Principles, Applications, Careers, and Education Copyright 2011 The Pennsylvania State University Outline What are the principles of nanotechnology? What are some applications? What kind

METHODS OF COATING FABRICATION

METHODS OF COATING FABRICATION Zbigniew Grzesik http://home.agh.edu.pl/~grzesik Department of Physical Chemistry and Modelling DEFINITION The coating is the thin outer layer of the object, which physiochemical

Radiation Tolerant Isolation Technology

Radiation Tolerant Isolation Technology Background The following contains a brief description of isolation technologies used for radiation hardened integrated circuits. The technologies mentioned are junction

Aseptic Process Validation

Aseptic Process Validation IMB GMP Information Seminar 27 th September 2012 Gerard Sheridan, Inspector Date Insert on Master Slide Slide 1 Overview Guidance Best Practices Common Deficiencies Slide 2 Aseptic

7th Training School on Microencapsulation Strasbourg. Februar 2015 Textmasterformat in Mastervorlage eingeben

7th Training School on Microencapsulation Strasbourg Februar 2015 1 Dr. Anne Ettner, Glatt Pharmaceutical Services 2 Overview 1. Introduction 2. Fluid bed equipment 3. Basics of fluid bed Wurster technology

Lecture 0: Introduction

Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power

2008 Summer School on Spin Transfer Torque

2008 Summer School on Spin Transfer Torque Nano-scale device fabrication 2-July-2008 Byoung-Chul Min Center for Spintronics Research Korea Institute of Science and Technology Introduction Moore s Law

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,

Lecture 1A: Manufacturing& Layout

Introduction to CMOS VLSI Design Lecture 1A: Manufacturing& Layout David Harris Harvey Mudd College Spring 2004 Steven Levitan Fall 2008 1 The Manufacturing Process For a great tour through the IC manufacturing

Surface micromachining and Process flow part 1

Surface micromachining and Process flow part 1 Identify the basic steps of a generic surface micromachining process Identify the critical requirements needed to create a MEMS using surface micromachining

CONTAMINATION MANAGEMENT SOLUTIONS. Perfect solutions for airborne molecular contamination management and particle contamination monitoring

CONTAMINATION MANAGEMENT SOLUTIONS Perfect solutions for airborne molecular contamination management and particle contamination monitoring CONTAMINATION MANAGEMENT SOLUTIONS Perfect solutions for airborne

Oxidation Part 1. By Christopher Henderson

Oxidation Part 1 By Christopher Henderson In this new series, we will discuss the subject of oxidation. Oxidation is a key aspect of the semiconductor process. The fact that one can easily grow an oxide

PRESSURE SENSOR MODEL ACTIVITY. Pressure Sensor Model Activity

PRESSURE SENSOR MODEL ACTIVITY Pressure Sensor Model Activity Unit Overview This activity uses household materials to build a pressure sensor Wheatstone Bridge sensing circuit Flexible diaphragm Reference

Semiconductor device fabrication

REVIEW Semiconductor device fabrication is the process used to create the integrated circuits (silicon chips) that are present in everyday electrical and electronic devices. It is a multiplestep sequence

PHARMACEUTICAL PACKAGING

GLOBAL SOLUTIONS FOR PHARMACEUTICAL PACKAGING High Barrier Bags Filling Vacuum Gas Flushing Sealing PACKAGING SOLUTIONS UNLOCKING VALUE FOR YOUR CHEMICAL PRODUCTS BERNHARDT is specialized in the production

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior

Steam Quality Testing

Offering the highest quality services by providing the knowledge and experience necessary for compliance within regulated industries, ultimately resulting in safe and healthy consumers. Commissioning /

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

Introduction to Micro/Nano Fabrication Techniques Date: 2015/05/22 Dr. Yi-Chung Tung Fabrication of Nanomaterials Top-Down Approach Begin with bulk materials that are reduced into nanoscale materials Ex:

Fabrication and Layout

ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide

Photomask Fabrication: Designing of Test Structure

Photomask Fabrication: Designing of Test Structure Shweta Singh 1, Mamta Mittal #, 2, Ayush Sharma 1, Aakash Saini 1 1 Dept. of Electronics and Communication Engineering Maharaja Surajmal Institute of

Some Standard Membranes: Filmtec Membrane, Hydronatics Membrane, Torry membrane and Koch Membrane.

REVERSE OSMOSIS (RO) water treatment process involves water being forced under pressure ( Osmatic Pressure ) through a semipermeable membrane. Temporary and permanent hardness, Total Dissolved Soilds (TDS),