Silicon Oxides: SiO 2
|
|
- Dominic Bryan
- 6 years ago
- Views:
Transcription
1 Silicon Oxides: SiO 2 Uses: diffusion masks surface passivation gate insulator (MOSFET) isolation, insulation Formation: grown / native thermal: highest quality anodization deposited: C V D, evaporate, sputter vitreous silica: material is a GLASS under normal circumstances can also find crystal quartz in nature m.p C; glass is unstable below 1710 C BUT devitrification rate (i.e. crystallization) below 1000 C negligible bridging oxygen nonbridging oxygen silicon network modifier network former hydroxyl group Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
2 Growth of SiO 2 from Si in dry (<< 20 ppm H2O) oxygen Si O 2 SiO 2 once an oxide is formed, how does this chemical reaction continue? does the oxygen go in or the silicon go out? density / formula differences ρ SiO2 = 2.25 gm/cm 3, GMW = 60 ρ Si = 2.3 gm/cm 3, GMW = 28 oxide d thick consumes d SiO 2 a layer 0.44d thick of Si original silicon surface 0.44d bare silicon in air is always covered with about 1520 Å of oxide, upper limit of ~ 40 Å it is possible to prepare a hydrogen terminated Si surface to retard this native oxide formation Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
3 Wet oxidation of Si overall reaction is Si 2 H 2 O SiO 2 H 2 proposed process H 2 O SiOSi SiOH SiOH diffusion of hydroxyl complex to SiO 2 Si interface Si OH Si O H Si O Si Si Si H 2 Si O Si this results in a more open oxide, with lower density, weaker structure, than dry oxide ρ wet gm / cm 3 Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
4 Oxide growth kinetics basic model is the Grove and Deal Model supply of oxidizer is limited by diffusion through oxide to growth interface Fick s First Law: flux j = D N oxidizer x concentration N 0 N1 moving growth interface gas oxide silicon simplest approximation: x N x = N 0 N 1 x Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
5 Oxidizer concentration gradient and flux concentration N 0 N1 moving growth interface gas oxide silicon x Noxidizer N0 N1 j = D D x x N 0 is limited by the solid solubility limit of the oxidizer in the oxide! N 0 O2 ~ 5 x cm 1000 C N 0 H2O ~ 3 x cm 1000 C flux of oxidizer j at SiO 2 / Si interface consumed to form new oxide j' = k N 1 k is the chemical reaction rate constant in steady state, flux in must equal flux consumed steady state j' = j k N 1 = D N 0 N 1 x solve for N1, sub back into flux eq j = D N 0 x D k Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
6 Relation between flux and interface position flux: #oxidizer molecules crossing interface per unit area per unit time # cm 2 sec 1 rate of change of interface position: dx / dt (interface velocity) cm sec 1 n: # of oxidizer molecules per unit volume of oxide: n = ρ SiO 2 N A GMW SiO2 # cm 3 then relation is just d x dt 2 for H 2 O 1 for O 2 = j n = = cm 3 2 for H 2 O 1 for O 2 DN 0 n x Dk now integrate with appropriate initial condition Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
7 Grove and Deal relation setting 2D/k = A function of what s diffusing, what it s diffusing in, and what it reacts with 2DN 0 /n = B function of what s diffusing and what it s diffusing in initial condition x (t = 0) = x i integration gives A t τ x() t = A 4B LiveMath where τ represents an offset time to account for any oxide present at t = 0 τ = x i ( ) 2 A x i B Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
8 Limiting behavior of Grove & Deal oxidation model A t τ () t = A 4B x 2 short times t τ << A 2 4 B x() t = A 2 1 t τ A 2 4B 1 x() t A t τ A 2 1 4B = B A ( t τ) thickness is linearly increasing with time characteristic of a reaction rate limited process B/A is the linear rate constant B 0 0 A 2 D N = n linear rate constant depends on 2 D k = N k n reaction rate between oxidizer and silicon (k) AND solid solubility of oxidizer in oxide (N 0 ) temperature dependence mainly from reaction rate Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
9 Rate constants and Arrhenius plots E A = 0.5eV thermally activated process i.e., process must thermally y overcome an energy barrier E A = 1eV y = y o e E A kt LiveMath x x x temperature plot log(y) vs 1/T if process has the simple thermallyactivated behavior you will get a straight line! 0 E A = 0.5eV log[y] 0 E A = 1eV /[temperature] Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
10 x Rate constant behavior: linear rate constant A t τ () t = A 4B x 2 B A () t ( tτ) linear rate constant depends on AND B A = 2DN 0 n reaction rate between oxidizer and silicon (k) is orientation dependent temperature dependence mainly from energy required to break SiSi bond solid solubility of oxidizer in oxide (N 0 ) t τ << A 2 4 B 2D k = N 0 k n (111) Si (100) Si H20 (640 Torr) EA = 2.05 ev (111) Si (100) Si 103 dry O2 EA = 2.0 ev adapted from Ghandhi Temperature 1000/T (K1) Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin Linear rate constant B/A (µm/hour) plane 1200 C1000 C 800 C available bonds (100) 6.8 x10 14 cm 2 (111) 11.7 x10 14 cm 2 B A ( 111) B A ( 100 ) = 1.68 ratio 1.7 (from Sze, 2nd ed., p. 110)
11 Limiting behavior of Grove & Deal oxidation model A t τ x() t = A 4B long times t τ >> A 2 4 B x() t = A 2 1 t τ A 2 4B 1 x() t A 2 t τ A 2 4B = B ( t τ) dependence is parabolic : (thickness) 2 time characteristic of a diffusion limited process B is the parabolic rate constant B = 2 D N 0 n parabolic rate constant depends on diffusivity of oxidizer in oxide (D) AND solid solubility of oxidizer in oxide (N 0 ) temperature dependence mainly from diffusivity Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
12 Rate constant behavior: parabolic rate constant x () t B ( tτ) B = 2 D N 0 n parabolic rate constant depends on diffusivity of oxidizer in oxide (D) and solid solubility of oxidizer in oxide (N 0 ) Solid 1000 C H 2 O 3 x cm 3 O 2 5 x cm 3 Parabolic rate constant B (µm 2 / hour) C 1100 C 1000 C 900 C 800 C 700 C 600 C H 2 0 (76 0 T orr ) E A = ev dr y O 2 E A = ev is NOT orientation dependent Temperatur e 1000/T ( K 1 ) IS oxidizer dependent temperature dependence mainly from diffusivity of oxidizer in oxide adapted from Ghandhi Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
13 boron Effect of Si doping on oxidation kinetics k = C ox / C Si ~ 3 dopants accumulate in oxide little effect on linear rate constant B/A ( = N o k/ n) can increase parabolic rate constant B ( = 2DN o / n ) really only significant for N boron > ~10 20 cm 3 phosphorus k = C ox / C Si ~ 0.1 dopants pileup at silicon surface little effect on parabolic rate constant B increases linear rate constant B/A again, really only significant for N phosphorus > ~10 20 cm 3 concentration concentration k > 1, slow SiO 2 diffuser oxide oxide silicon k < 1, slow SiO 2 diffuser silicon Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
14 Oxidation thicknesses Oxide thickness (microns) dry oxidation (100) silicon dry 1200 C 1000 C 1100 C 900 C Time (hours) wet oxidation Oxide thickness (microns) Torr partial pressure is typical (vapor pressure over liquid 95 C) (100) silicon steam 1050 C 1000 C 950 C C 800 C 1100 C 1150 C Time (hours) Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
15 Pressure Effects on Oxidation grow thick oxides at reduced time / temperature product use elevated pressures to increase concentration of oxidizer in oxide for steam, both B and B/A ~ linear with pressure rule of thumb: constant growth rate, if for each increase of 1 atm pressure, temperature is reduced ~ 30 C. pressures up to 25 atm have been used (commercial systems: HiPOx, FOX) Oxide Thickness ( microns) Pyrogenic steam 900 º C (111) (100) 20 atm 10 atm 5 atm 1 atm adapted from Sze, 2nd, p Time (hour) Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
16 Oxidation isolation how do you insulate (isolate) one device from another? what about using an oxide? try growing it first since it ll be long, high temp now etch clear regions to build devices in oxide devices silicon oxidation, etch it doesn t do any good!! Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
17 Masking of oxidation and isolation techniques would like to form thick oxide between device regions with minimum step heights mask oxidation using material with low water diffusivity / solubility: Local Oxidation of Silicon (LOCOS) process Si 3 N 4 (silicon nitride) pad induces high stress, must place pad layer below to prevent dislocations for oxide pad layer, t pad ~ 0.25 t nitride do have lateral diffusion at mask edge, produces bird s beak lateral encroachment oxide thickness can reduce using more complex pads SiO 2 / poly / nitride (~15nm/50nm/150nm) helps nitride mask silicon SiO 2 bird s beak before oxidation after oxidation Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
18 Use of SiO 2 as a diffusion mask Oxide Mask Thickness (microns) mask against boron, phosphorus, arsenic diffusion most impurities transported to slice surface as an oxide P 2 O 5, B 2 O 3 reacts with oxide to form mixed phosphosilcate (or borosilicate) glass reaction continues until full thickness of masking oxide is converted doping of underlying Si commences adapted from Nicollian and Brews, p. 732 phosphorus boron Time (minutes) 1200 C 1100 C 1000 C 900 C 1200 C 1100 C 1000 C 900 C simple parabolic relationship: phosphorus: boron: Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin ( x m ) 2 t m ( x m ) 2 t m = eV e sec kt cm 2 = eV kt cm 2 e sec
19 Other problems in oxidation: MOS threshold stability for an MIS structure if ionized impurities are in the insulator, what happens? if the ionized impurities are close to the metal, they are screened, and the silicon surface remains unchanged threshold voltage of MOS device is critically dependent on the location and amount of mobile ionic contamination in SiO 2 gate insulator stability can be adversely affected Metal Oxide Silicon image charge fixed surface states mobile ionized impurities in oxide (sodium), Qm image charge Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
20 BiasTemperatureStress (BTS) technique apply field of approximately 1MV/cm between capacitor metallization and substrate heat sample to ~200 o C to increase diffusion rate of Na allows evaluation of contamination levels E 1MV/cm T 200 C Metal Oxide Silicon mobile ionized impurities in oxide (sodium), Q m Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
21 BTS impurity drift apply field of approximately 1MV/cm across gate insulator heat sample to ~200 o C to increase diffusion rate of Na most of the impurities have drifted to near the silicon surface screening now due to electrons at silicon surface can cause surface inversion!! process is reversible! Metal Oxide Silicon image charge external electric field mobile ionized impurities in oxide (sodium), Q m image charge fixed surface states Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
22 CV measurements Cox capacitance ptype substrate after BTS Q m / Cox before BTS C T voltage (metal wrt substrate) measure CV curves before and after BTS Q m C ox x V t ρ Q m / t ox A cap q this occurs even at room temperature! threshold voltage shift V t can be MANY volts! Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
23 Other problems in oxidation: oxidation induced stacking faults typically ~95% of all stacking faults are OSFs essentially an extra (111) plane density can vary from ~0 to 10 7 / cm 2 highly dependent on process (high temperature) history size (length) at surface can be many microns growth is related to presence of excess unoxidized Si at SiSiO 2 interface heterogeneous coalescence of excess Si on nucleation centers produce OSFs any process that produces an excess of Si vacancies will inhibit OSF formation/growth Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
24 Chlorine Gettering in SiO 2 effects of chlorine during oxidation reduction of OSFs increased dielectric breakdown strength improved minority carrier lifetimes improved MOS threshold stability when oxide is grown in presence of chlorine the Cl getters ionic contaminants such as Na Cl in gas stream reacts with Na diffusing from the furnace walls Cl is incorporated into the grown oxide near the silicon interface (~20nm from Si) and can capture mobile sodium preventing threshhold instabilities efficiency of chlorine gettering can be evaluated by alternately drifting the Na back and forth from metal to silicon side of the test capacitor only effective for oxidation temperature above ~1100 C Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
25 Restrictions on the use of Cl Gettering chlorine injection techniques mix HCl in O 2 gas stream must be VERY dry or severe corrosion problems can occur produces large quantities of H 2 O in furnace: 4HCl O 2 2Cl 2 2H 2 O mix trichloroethylene (TCE) / trichloroethane (TCA) in O 2 gas stream produces less water: C 2 HCl 3 2O 2 HCl Cl 2 2CO 2 for TCE must have large excess of O 2 present to prevent carbon deposits under low temperatures and low oxygen conditions can form phosgene COCl 2 only effective if oxidation temperature 1100 C large Cl concentrations, very high temperatures, or very long oxidation times can cause rough oxides very high Cl can cause blisters and separation of SiO 2 from Si Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
26 Minimum feature (microns) Gate Oxide thickness trends K 4K 16K 64K 256K 1M 4M 16M 64M 256M 1G 16G year (dram: intro or production) MOS oxide thickness scales with gate length circa 1998 thickness was ~ 4nm (64M and 256M DRAM technology) Oxide thickness (Angstroms) Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
27 Oxidation thicknesses: Grove & Deal calculations wet oxidation oxide thickness (microns) 640 Torr partial pressure fits very well to measurement (100) Si 1100ºC 1000ºC 900ºC wet oxidation time (hours) calculation Oxide thickness (microns) Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin (100) silicon steam 1050 C 1000 C 950 C C 800 C 1100 C 1150 C Time (hours) measurement
28 Problems with the simple Grove/Deal model of oxidation Arrhenius plots of linear and parabolic rate constants are not straight at low temperatures (T < 900 o C). dry oxidation growth curves do not extrapolate back to zero oxide thickness at zero time Wet T ( C) A (µm) B (µm 2 /hr) B/A (µm/hr) τ (hr) x i (nm) ( Torr H 2 O) Dry (760 Torr O 2 ) ?? ~2.6 x time (hours) must use nonphysical boundary condition of either an offset time τ or x i 200 Å in order to fit data Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin Dry Oxidation Thickness (µm) (100) Si 1000ºC 1100ºC 900ºC
29 Possible models to explain rapid initial growth micropores and intrinsic stress in low temperature thin oxides micropores: ~10 Å about 100 Å apart can visualize as small irregularities that mask oxidation, adjacent regions grow up around "holes" diffusion of O 2 down pores can fit rapid initial growth stage and curvature of Arrhenius plots Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
30 FieldEnhanced Diffusion experiments with external applied fields imply O 2 is charged during oxidation: O 2 O 2 h because of mobility differences have ambipolar diffusion effects: range of effect is approximately the Debye length λ D λ D 1/ N ~ Å for O 2 in SiO 2 ~5 Å for H 2 O in SiO 2 gas ~λ D O 2 hole oxide silicon Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
31 Thin oxide growth thin oxides can be grown controllably use reduced pressure usually dry O 2 oxidation need pressure (1 atms = 3x10 19 ) near solid solubility limit (5x C) ~ 10 3 atms ( Torr used) use low temperature!!! intrinsic stress in low temperaturegrown oxides: low temp oxides tend to have higher density not thermal expansion stress at high temp viscosity of SiO 2 low enough to allow plastic flow at low temp viscosity is too high Oxide thickness (nm) (100) silicon, dry oxygen 1000 C adapted from Sze, 2nd ed,p Oxidation time (minutes) Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin 950 C 900 C 850 C 800 C 10 3
32 ITRS roadmap (2000) requirements ( ) technology node (nm) year min gate length (nm) equivalent gate oxide thickness (nm) projections require l gate ~ 65nm, effective oxide thickness ~ 11.5nm EOT : EOT εr = t physical ε problem: excessive leakage current and boron penetration for oxide thicknesses < 1.5nm alternative high k dielectrics rsio 2 Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
33 Diffusion Mechanisms probability of movement ν 4ν o e E kt, ν o ~ sec 1 interstitial diffusers E move ~ ev T = 300K: ν ~ 1 jump per minute substitutional impurity vacancy T = 1300K: ν ~ 10 9 jumps per sec substitutional diffusers E move ~ 3 4 ev T = 300K: ν ~ 1 jump per years! T = 1300K: ν ~ few jumps per sec interstitial impurity interstitialcy mechanism Dean P. Neikirk 1999, last update October 2, Dept. of ECE, Univ. of Texas at Austin
Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey
Section 4: Thermal Oxidation Jaeger Chapter 3 Properties of O Thermal O is amorphous. Weight Density =.0 gm/cm 3 Molecular Density =.3E molecules/cm 3 O Crystalline O [Quartz] =.65 gm/cm 3 (1) Excellent
More informationCHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:
Chapter 4 1 CHAPTER 4: Oxidation Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: 1. mask against implant or diffusion of dopant into silicon 2. surface passivation
More informationELEC 7364 Lecture Notes Summer Si Oxidation. by STELLA W. PANG. from The University of Michigan, Ann Arbor, MI, USA
ELEC 7364 Lecture Notes Summer 2008 Si Oxidation by STELLA W. PANG from The University of Michigan, Ann Arbor, MI, USA Visiting Professor at The University of Hong Kong The University of Michigan Visiting
More informationSection 4: Thermal Oxidation. Jaeger Chapter 3
Section 4: Thermal Oxidation Jaeger Chapter 3 Properties of O Thermal O is amorphous. Weight Density =.0 gm/cm 3 Molecular Density =.3E molecules/cm 3 O Crystalline O [Quartz] =.65 gm/cm 3 (1) Excellent
More informationEE THERMAL OXIDATION - Chapter 6. Basic Concepts
EE 22 FALL 999-00 THERMAL OXIDATION - Chapter 6 Basic Concepts SiO 2 and the Si/SiO 2 interface are the principal reasons for silicon s dominance in the IC industry. SiO 2 : Easily selectively etched using
More informationTHERMAL OXIDATION - Chapter 6 Basic Concepts
THERMAL OXIDATION - Chapter 6 Basic Concepts SiO 2 and the Si/SiO 2 interface are the principal reasons for silicon s dominance in the IC industry. Oxide Thickness µm 0. µm 0 nm nm Thermally Grown Oxides
More informationHOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:
HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,
More informationMicroelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica
Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection
More informationLecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4
Lecture 4 Oxidation (applies to Si and SiC only) Reading: Chapter 4 Introduction discussion: Oxidation: Si (and SiC) Only The ability to grow a high quality thermal oxide has propelled Si into the forefront
More informationChapter 4. UEEP2613 Microelectronic Fabrication. Oxidation
Chapter 4 UEEP2613 Microelectronic Fabrication Oxidation Prepared by Dr. Lim Soo King 24 Jun 2012 Chapter 4...113 Oxidation...113 4.0 Introduction... 113 4.1 Chemistry of Silicon Dioxide Formation... 115
More informationDoping and Oxidation
Technische Universität Graz Institute of Solid State Physics Doping and Oxidation Franssila: Chapters 13,14, 15 Peter Hadley Technische Universität Graz Institute of Solid State Physics Doping Add donors
More informationKinetics of Silicon Oxidation in a Rapid Thermal Processor
Kinetics of Silicon Oxidation in a Rapid Thermal Processor Asad M. Haider, Ph.D. Texas Instruments Dallas, Texas USA Presentation at the National Center of Physics International Spring Week 2010 Islamabad
More informationWhy silicon? Silicon oxide
Oxidation Layering. Oxidation layering produces a thin layer of silicon dioxide, or oxide, on the substrate by exposing the wafer to a mixture of highpurity oxygen or water at ca. 1000 C (1800 F). Why
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More informationMOSFET. n+ poly Si. p- substrate
EE143 Midterm #1 Solutions Fall 2005 (maximum score is 97) Problem 1 Processing Modules and Simple Process Sequence (25 points total) The following schematic cross-section shows a MOSFET together with
More informationIsolation Technology. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
More informationMICROCHIP MANUFACTURING by S. Wolf
MICROCHIP MANUFACTURING by S. Wolf Chapter 13: THERMAL- OXIDATION of SILICON 2004 by LATTICE PRESS Chapter 13: THERMAL-OXIDATION of SILICON n CHAPTER CONTENTS Applications of Thermal Silicon-Dioxide Physical
More informationChanging the Dopant Concentration. Diffusion Doping Ion Implantation
Changing the Dopant Concentration Diffusion Doping Ion Implantation Step 11 The photoresist is removed with solvent leaving a ridge of polysilicon (the transistor's gate), which rises above the silicon
More informationChapter 5 Thermal Processes
Chapter 5 Thermal Processes 1 Topics Introduction Hardware Oxidation Diffusion Annealing Post-Implantation Alloying Reflow High Temp CVD Epi Poly Silicon Nitride RTP RTA RTP Future Trends 2 Definition
More informationProcess Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow
Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques
More informationProcess Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut
Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques
More informationME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB
ME 141B: The MEMS Class Introduction to MEMS and MEMS Design Sumita Pennathur UCSB Outline today Introduction to thin films Oxidation Deal-grove model CVD Epitaxy Electrodeposition 10/6/10 2/45 Creating
More informationInstructor: Dr. M. Razaghi. Silicon Oxidation
SILICON OXIDATION Silicon Oxidation Many different kinds of thin films are used to fabricate discrete devices and integrated circuits. Including: Thermal oxides Dielectric layers Polycrystalline silicon
More informationSemiconductor Technology
Semiconductor Technology from A to Z Oxidation www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Oxidation 1 1.1 Overview..................................... 1 1.1.1 Application...............................
More informationProcessing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur
Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur Lecture - 35 Oxidation I (Refer Slide Time: 00:24) Today s topic of
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation
More informationCMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI
CMOS Technology Flow varies with process types & company N-Well CMOS Twin-Well CMOS STI Start with substrate selection Type: n or p Doping level, resistivity Orientation, 100, or 101, etc Other parameters
More informationEE 330 Lecture 9. IC Fabrication Technology Part 2
EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this
More informationMore on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide
More on oxidation Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide EE 432/532 oxide measurements, etc 1 Oxidation systems silicon
More informationECSE-6300 IC Fabrication Laboratory Lecture 2 Thermal Oxidation. Introduction: Oxide
ECSE-6300 IC Fabrication Laboratory Lecture 2 Thermal Oxidation Prof. Bldg. CII, Rooms 6229 Rensselaer Polytechnic Institute Troy, NY 12180 Tel. (518) 276-2909 e-mails: luj@rpi.edu 2-1 Introduction: Oxide
More informationChapter 3 CMOS processing technology
Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),
More informationSilicon VLSI Technology. Fundamentals, Practice and Modeling
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin THERMAL OXIDATION SiO 2 and the Si/SiO 2 interface are the principal reasons
More information3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005
3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss the
More informationCHAPTER 8: Diffusion. Chapter 8
1 CHAPTER 8: Diffusion Diffusion and ion implantation are the two key processes to introduce a controlled amount of dopants into semiconductors and to alter the conductivity type. Figure 8.1 compares these
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationEE 143 CMOS Process Flow
EE 143 CMOS rocess Flow CT 84 D D G Sub G Sub S S G D S G D S + + + + - MOS Substrate Well - MOS Substrate EE 143 CMOS rocess Flow CT 85 hotoresist Si 3 4 SiO 2 Substrate selection: moderately high resistivity,
More informationEE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #9
Issued: Tuesday, Nov. 11, 2014 PROLEM SET #9 Due: Wednesday, Nov. 19, 2010, 8:00 a.m. in the EE 143 homework box near 140 Cory 1. The following pages comprise an actual pwell CMOS process flow with poly-to-poly
More informationNON-PLANAR SILICON OXIDATION: AN EXTENSION OF THE DEAL-GROVE MODEL BRIAN D. LEMME. B.S., University of Nebraska-Lincoln, 2000 A REPORT
NON-PLANAR SILICON OXIDATION: AN EXTENSION OF THE DEAL-GROVE MODEL by BRIAN D. LEMME B.S., University of Nebraska-Lincoln, 2000 A REPORT submitted in partial fulfillment of the requirements for the degree
More informationMOS Front-End. Field effect transistor
MOS Front-End Back-end Transistor Contact Front-end p-well STI n-well Front-end-of-line includes substrate, isolation, wells, transistor, silicide Field effect transistor MOSFET: Metal-Oxide-Semiconductor
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects
EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type
More informationSilicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant
Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO
More information3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003
3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss
More informationUniversity of Texas Arlington Department of Electrical Engineering. Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination
University of Texas Arlington Department of Electrical Engineering Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination Fall 2012 November 17, 2012 Question # 1 2 3 To be filled by
More informationProblem 1 Lab Questions ( 20 points total)
Problem 1 Lab Questions ( 20 points total) (a) (3 points ) In our EE143 lab, we use Phosphorus for the source and drain diffusion. However, most advanced processes use Arsenic. What is the advantage of
More informationEE CMOS TECHNOLOGY- Chapter 2 in the Text
1 EE 212 FALL 1999-00 CMOS TECHOLOGY- Chapter 2 in the Text In this set of notes we will describe a modern CMOS process flow. In the simplest CMOS technologies, we need to realize simply MOS and MOS transistors
More informationEE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:
INSTRUCTIONS Read all of the instructions and all of the questions before beginning the exam. There are 5 problems on this Final Exam, totaling 143 points. The tentative credit for each part is given to
More informationALD of Scandium Oxide from Tris(N,N -diisopropylacetamidinato)scandium and Water
ALD of Scandium Oxide from Tris(N,N -diisopropylacetamidinato)scandium and Water Philippe P. de Rouffignac, Roy G. Gordon Dept. of Chemistry,, Cambridge, MA gordon@chemistry.harvard.edu (617) 495-4017
More informationChemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film
Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film layer at the surface Typically gas phase reactions
More informationMicrostructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley
Microstructure of Electronic Materials Amorphous materials Single-Crystal Material 1 The Si Atom The Si Crystal diamond structure High-performance semiconductor devices require defect-free crystals 2 Crystallographic
More informationVLSI Digital Systems Design
VLSI Digital Systems Design CMOS Processing cmpe222_03process_ppt.ppt 1 Si Purification Chemical purification of Si Zone refined Induction furnace Si ingot melted in localized zone Molten zone moved from
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationImperfections: Good or Bad? Structural imperfections (defects) Compositional imperfections (impurities)
Imperfections: Good or Bad? Structural imperfections (defects) Compositional imperfections (impurities) 1 Structural Imperfections A perfect crystal has the lowest internal energy E Above absolute zero
More informationVLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras
VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 36 MOSFET I Metal gate vs self-aligned poly gate So far, we have discussed about
More informationEE 434 Lecture 9. IC Fabrication Technology
EE 434 Lecture 9 IC Fabrication Technology Quiz 7 The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40 /, determine the resistance between nodes A and
More informationOxidation of Silicon
OpenStax-CNX module: m24908 1 Oxidation of Silicon Andrew R. Barron This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 3.0 note: This module was developed
More informationSilicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant
Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi
More informationChapter 5. UEEP2613 Microelectronic Fabrication. Diffusion
Chapter 5 UEEP613 Microelectronic Fabrication Diffusion Prepared by Dr. Lim Soo King 4 Jun 01 Chapter 5 Diffusion...131 5.0 Introduction... 131 5.1 Model of Diffusion in Solid... 133 5. Fick s Diffusion
More informationDevelopment of Low Temperature Oxidation Process Using Ozone For VlSI
Development of Low Temperature Oxidation Process Using Ozone For VlSI Yudhvir Singh Chib Electronics & Communication Department, Thapar University, Patiala, India Abstract: With decreasing size of MOS
More informationECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:
ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: Fabrication of p-n junctions Contact Potential Things you should know when you leave Key Questions What are the necessary steps to fabricate
More informationPDS Products PRODUCT DATA SHEET. BN-975 Wafers. Low Defect Boron Diffusion Systems. Features/Benefits BORON NITRIDE
Low Defect Boron Diffusion Systems The purpose of the hydrogen injection process is to increase die yield per wafer. This is accomplished because the effects associated with the hydrogen injection process.
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationEFFECT OF CRYSTALORIENTATIONIN OXIDATION PROCESS OF VLSI FABRICATION
International Journal of Research in Engineering, Technology and Science, Volume VII, Special Issue, Feb 2017 www.ijrets.com, editor@ijrets.com, ISSN 2454-1915 EFFECT OF CRYSTALORIENTATIONIN OXIDATION
More informationGraduate Student Presentations
Graduate Student Presentations Dang, Huong Chip packaging March 27 Call, Nathan Thin film transistors/ liquid crystal displays April 4 Feldman, Ari Optical computing April 11 Guerassio, Ian Self-assembly
More informationEE 330 Lecture 12. Devices in Semiconductor Processes
EE 330 Lecture 12 Devices in Semiconductor Processes Review from Lecture 9 Copper Interconnects Limitations of Aluminum Interconnects Electromigration Conductivity not real high Relevant Key Properties
More informationMOS Gate Dielectrics. Outline
MOS Gate Dielectrics Outline Scaling issues Technology Reliability of SiO 2 Nitrided SiO 2 High k dielectrics 42 Incorporation of N or F at the Si/SiO 2 Interface Incorporating nitrogen or fluorine instead
More informationThermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making
Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO (glass) Major factor in making Silicon the main semiconductor Grown at high temperature in
More informationECE520 VLSI Design. Lecture 7: CMOS Manufacturing Process. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 7: CMOS Manufacturing Process Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last
More informationReview Literature for Mosfet Devices Using High- K
Review Literature for Mosfet Devices Using High- K Prerna Teaching Associate, Deptt of E.C.E., G.J.U.S. &T., INDIA prernaa.29@gmail.com Abstract: With the advancement of MOS devices over 40 years ago,
More informationIncreased Yield Using PDS Products Grade BN-975 with Hydrogen Injection
Increased Yield Using PDS Products Grade BN-975 with Hydrogen Injection Technical Bulletin The purpose of the hydrogen injection process is to increase die yield per wafer. This is accomplished because
More informationChapter 7 Polysilicon and Dielectric Film Deposition
Chapter 7 Polysilicon and Dielectric Film Deposition Professor Paul K. Chu Thin Films in Microelectronics Polycrystalline silicon or polysilicon Doped or undoped silicon dioxide Stoichiometric or plasma-deposited
More informationSemiconductor Manufacturing Technology. Semiconductor Manufacturing Technology
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 2001 by Prentice Hall Chapter 10 Oxidation 2001 2000 by Prentice Hall Diffusion Area of Wafer Fabrication Wafer fabrication (front-end)
More informationEE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing
3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated
More informationChapter 2 Crystal Growth and Wafer Preparation
Chapter 2 Crystal Growth and Wafer Preparation Professor Paul K. Chu Advantages of Si over Ge Si has a larger bandgap (1.1 ev for Si versus 0.66 ev for Ge) Si devices can operate at a higher temperature
More informationThis Appendix discusses the main IC fabrication processes.
IC Fabrication B B.1 Introduction This Appendix discusses the main IC fabrication processes. B.2 NMOS fabrication NMOS transistors are formed in a p-type substrate. The NMOS fabrication process requires
More informationSimple Cubic Crystal
Starting Material Simple Cubic Crystal Crystal Planes offset by d/4 Diamond lattice cell (C, Si, Ge, etc.) face atom in FCC corner atom in FCC (100) plane (110) plane (111) plane Crystal Planes/Direction
More informationMicroelectronics Devices
Microelectronics Devices Yao-Joe Yang 1 Outline Basic semiconductor physics Semiconductor devices Resistors Capacitors P-N diodes BJT/MOSFET 2 Type of Solid Materials Solid materials may be classified
More informationCrystal Defects. Perfect crystal - every atom of the same type in the correct equilibrium position (does not exist at T > 0 K)
Crystal Defects Perfect crystal - every atom of the same type in the correct equilibrium position (does not exist at T > 0 K) Real crystal - all crystals have some imperfections - defects, most atoms are
More informationMOS interface processing and properties utilizing Ba-interface layers
MOS interface processing and properties utilizing Ba-interface layers Daniel J. Lichtenwalner, Vipindas Pala, Brett Hull, Scott Allen, & John W. Palmour Power R&D, Cree, Inc. Durham, NC 27703 Partial funding
More informationWhy SiO 2? The extraordinary properties of SiO 2 are the basis of the success of MOS-technology
Oxidation 1 Why? The extraordinary properties of are the basis of the success of MOS-technology Non-crystalline insulator Very high energy gap Φ M Easy to grow on Easy to integrate in a process E M Excellent
More informationCMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction
CMOS VLSI Design Introduction ll materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN Introduction Chapter previews the entire field, subsequent chapters elaborate on specific
More informationEE143 Microfabrication Technology Fall 2009 Homework #2 - Answers
EE143 Microfabrication Technology Fall 2009 Homework #2 - Answers Note: If you are asked to plot something on this homework or any future homework, make an accurate plot using Excel, Matlab, etc., with
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2003) Fabrication Technology, Part I Agenda: Oxidation, layer deposition (last lecture) Lithography Pattern Transfer (etching) Impurity Doping Reading: Senturia,
More informationEtching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference
Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between 2 materials Need strong selectivity from masking
More informationEE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 2 MARK QUESTIONS WITH ANSWERS UNIT I IC FABRICATION
SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY TIRUPACHUR DEPARTMENT OFELECTRICAL AND ELECTRONICS ENGINEERING EE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 1. Define an Integrated circuit.
More informationEE CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a
1 EE 1 FALL 1999-00 CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3 z a B Crystal Structure z a z a C y y y A x x Cubic BCC FCC x Crystals are characterized by a unit cell
More informationSemiconductor Very Basics
Semiconductor Very Basics Material (mostly) from Semiconductor Devices, Physics & Technology, S.M. Sze, John Wiley & Sons Semiconductor Detectors, H. Spieler (notes) July 3, 2003 Conductors, Semi-Conductors,
More informationThin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high
Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high vacuum ~10-7 torr Removes residual gases eg oxygen from
More informationSlide 1. Slide 2. Slide 3. Chapter 19: Electronic Materials. Learning Objectives. Introduction
Slide 1 Chapter 19: Electronic Materials 19-1 Slide 2 Learning Objectives 1. Ohm s law and electrical conductivity 2. Band structure of solids 3. Conductivity of metals and alloys 4. Semiconductors 5.
More informationCOMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes IC TECHNOLOGY. (Subject Code: 7EC4)
COMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes IC TECHNOLOGY (Subject Code: 7EC4) Prepared Class: B. Tech.IV Year, VII Semester SYLLABUS UNIT 2
More informationEffect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*
International Forum on Energy, Environment and Sustainable Development (IFEESD 2016) Effect of annealing temperature on the electrical properties of HfAlO thin films Chun Lia, Zhiwei Heb* Department of
More informationFairchild Semiconductor Application Note June 1983 Revised March 2003
Fairchild Semiconductor Application Note June 1983 Revised March 2003 High-Speed CMOS (MM74HC) Processing The MM74HC logic family achieves its high speed by utilizing microcmos Technology. This is a 3.5
More informationCS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing
CS/ECE 5710/6710 CMOS Processing Addison-Wesley N-type Transistor D G +Vgs + Vds S N-type from the top i electrons - Diffusion Mask Mask for just the diffused regions Top view shows patterns that make
More informationOxidation SMT Yau - 1
Oxidation Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Describe an oxide film for semiconductor manufacturing, including its atomic structure, how it is used
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationQuarterly Report EPRI Agreement W
Quarterly Report EPRI Agreement W08069-07 PI: S.J. Pearton, University of Florida (Co-investigators F. Ren, C.R. Abernathy, R.K. Singh, P.H. Holloway, T.J. Anderson, M. Berding, A. Sher, S. Krishnimurthy,
More informationLab IV: Electrical Properties
Lab IV: Electrical Properties Study Questions 1. How would the electrical conductivity of the following vary with temperature: (a) ionic solids; (b) semiconductors; (c) metals? Briefly explain your answer.
More informationChapter 2 MOS Fabrication Technology
Chapter 2 MOS Fabrication Technology Abstract This chapter is concerned with the fabrication of metal oxide semiconductor (MOS) technology. Various processes such as wafer fabrication, oxidation, mask
More information