Enhanced Forward Bias Operation of 4H-SiC PiN Diodes Using High Temperature Oxidation
|
|
- Barrie Randall
- 6 years ago
- Views:
Transcription
1 Mater. Res. Soc. Symp. Proc. Vol Materials Research Society DOI: /opl Enhanced Forward Bias Operation of 4H-SiC PiN Diodes Using High Temperature Oxidation Craig A. Fisher 1, Michael R. Jennings 1, Yogesh K. Sharma 1, Dean P. Hamilton 1, Stephen M. Thomas 1, Fan Li 1, Peter M. Gammon 1, Amador Pérez-Tomás 2, Susan E. Burrows 3 and Philip A. Mawby 1 1 School of Engineering, University of Warwick, Coventry, CV4 7AL, UK. 2 Institut Català De Nanociència i Nanotecnologia, 08193, Bellaterra, Barcelona, Spain. 3 Department of Physics, University of Warwick, Coventry, CV4 7AL, UK. ABSTRACT In this paper, high temperature (>1400 C) thermal oxidation has been applied, for the first time, to 4H-SiC PiN diodes with thick (110 µm) drift regions, for the purpose of increasing the carrier lifetime in the semiconductor. PiN diodes were fabricated using 4H-SiC material that had undergone thermal oxidation performed at 1400 C, 1500 C and 1600 C, then were electrically characterized. Forward current-voltage (I-V) measurements showed that thermally oxidized PiN diodes exhibited considerably improved electrical characteristics, with devices oxidized at 1500 C having a forward voltage drop (V F ) of 4.15 V and a differential on-resistance (R on,diff ) of 8.9 mω-cm 2 at 100 A/cm 2 and 25 C. Compared to typical control sample PiN diode characteristics, this equated to an improvement of 8% and 23% for V F and R on,diff, respectively. From analysis of the reverse recovery characteristics, the carrier lifetime of the PiN diodes oxidized at 1500 C was found to be 1.05 µs, which was an improvement of around 30% compared to the control sample PiN diodes. INTRODUCTION Due to its excellent electrical and thermal properties, 4H-silicon carbide (SiC) is widely tipped to be the successor to silicon (Si) for high voltage (>3kV) power electronics [1]. These superior material properties of 4H-SiC include a high critical electric field of ~3 MV/cm (around 10 times higher than Si), a high thermal conductivity of ~4.5 W/cm-K (around 3 times that of Si) and an energy band gap of 3.26 ev (also around 3 times that of Si). From a practical perspective, these material advantages mean that, compared to Si, 4H-SiC offers improved voltage blocking performance for a given drift region thickness and doping; this in turn means that shorter carrier lifetimes are sufficient to fully modulate the drift region in bipolar devices, thus also yielding much improved transient performance. Furthermore, the higher thermal conductivity and wider energy band gap are both beneficial for device operation under high power density and high operating temperatures, two increasingly important factors for future power electronics systems. Despite the obvious advantages of 4H-SiC for power electronics devices, the material has not yet fulfilled its true potential, and, to date, only unipolar devices (Schottky diodes and MOSFETs) are commercially available, up to a maximum voltage rating of 1.7 kv [2]. At higher voltages, MOSFETs suffer from increased conduction losses; as such, the use of bipolar devices, such as IGBTs, thyristors and PiN diodes, is preferable for high voltage applications, as the conductivity modulation effect reduces the on-state voltage drop across the thick drift region, thus reducing the power losses of the device. However, the effectiveness of this conductivity modulation is heavily dependent on the carrier lifetime in the semiconductor; for example, a 4H-
2 SiC bipolar device designed to block 10 kv requires a carrier lifetime of around 5 µs to ensure sufficient conductivity modulation for optimum on-state losses [3]. Unfortunately, the carrier lifetime of as-grown 4H-SiC is typically less than 1 µs [4], hence some form of post-growth treatment to increase the carrier lifetime is required if low on-state losses are to be realized from high voltage 4H-SiC bipolar devices. It is widely accepted that the predominant cause of short carrier lifetimes in 4H-SiC is the presence of the carbon vacancy-related Z 1/2 defect center in the semiconductor bulk [5]. However, by employing either a thermal oxidation [4] or carbon implantation (and subsequent anneal) process [6], the carrier lifetime of 4H-SiC has been found to be dramatically increased. This increase in carrier lifetime is due to the presence of excess carbon interstitials near the 4H-SiC surface that arise from the thermal oxidation or annealing process, which then diffuse into the semiconductor bulk and effectively repair the carbon vacancy defects [7]. On evaluation of these two methods, the use of carbon implantation has the disadvantage of requiring two separate fabrication processes (the implantation and a high-temperature anneal), as well as generating new defect levels in the surface region due to the damage caused by the ion implantation process [4]. However, the use of thermal oxidation typically requires very long oxidation times to eliminate the Z 1/2 defect center in the thick epitaxial layers needed for high voltage 4H-SiC devices; for instance, when performing the oxidation at 1300 C, the process takes over 50 hours when applied to a 100 µm thick epitaxial layer [8]. Encouragingly, it was also shown in [8] that by increasing the oxidation temperature to 1400 C, the time taken to eliminate the Z 1/2 center to a depth of 100 µm was reduced to 16.5 hours, as the oxidation rate was dramatically increased. By employing temperatures higher than 1400 C, it has been shown that the oxidation rate can be increased much further still [9]. However, to the best of the authors knowledge, performing this high temperature oxidation has not yet been applied for increasing the carrier lifetime in 4H-SiC bipolar devices. From a device manufacturing perspective, the use of high temperature oxidation for lifetime-enhancement can offer significantly reduced processing time, and thus lower overall processing cost. As such, this paper investigates the effect of performing thermal oxidation at temperatures up to 1600 C on the electrical characteristics of 4H-SiC PiN diodes. EXPERIMENT Device Fabrication The substrates employed in this work were n-type Si-face 4 off-axis 4H-SiC, with a micropipe density less than 1 cm -2. Epitaxial layers (details shown in Figure 1) were grown in a continuous growth run to minimize the effects of interface recombination on the overall carrier lifetime of the PiN diodes [10]. After epitaxial growth, the epiwafer was laser-cut into mm dies for subsequent device fabrication, and the dies then underwent a solvent- and acidbased cleaning process. The dies then underwent thermal oxidation at 1400 C, 1500 C or 1600 C, with one die being processed at each temperature. One further die underwent no thermal oxidation, to provide a control sample. Each thermal oxidation was performed for a duration of 5 minutes, in a dry pure oxygen (O 2 ) environment. Following the oxidation process, the thermally grown oxide layer was removed in dilute HF solution, and the dies rinsed in DI water. Next, individual device anodes were mesa-isolated, with active areas ranging from cm 2 to cm 2. Deposited tetraethyl orthosilicate (TEOS) SiO 2 was used for surface passivation, and an optimized titanium (Ti) / aluminum (Al) ohmic contact was used for the
3 anode [11]. A Ti / nickel (Ni) ohmic contact was used for the cathode, and thick layers of Al and silver (Ag) were deposited onto the front and back sides of the dies respectively, to enable wire bonding and soldering to direct copper bond (DCB) substrates. A cross-sectional schematic of the fabricated PiN diodes is shown in Figure 1. Figure 1. Cross-sectional schematic of fabricated PiN diodes. Test Setup In order to measure the current-voltage (I-V) characteristics of the fabricated PiN diodes, a Tektronix 371B high power curve tracer has been used in conjunction with a heated chuck and probe station. The use of a heated chuck has enabled device characteristics to be obtained at temperatures ranging from 25 C to 300 C. In order to minimize self-heating effects of the device under test (DUT), pulsed measurement mode has been used. Reverse recovery characteristics have been evaluated using a custom-built clamped inductive switching test rig operated in double pulse mode. In order to measure the transient characteristics at elevated temperatures (up to 125 C), the DUT has been submerged in an inert fluid that was heated using a ceramic hotplate. DISCUSSION Figure 2 shows the forward J-V characteristics of a typical control sample PiN diode across a range of measurement temperatures. It can be seen that the diodes exhibit a negative temperature coefficient, having a lower V F at elevated temperatures; this is clearly beneficial for high temperature operation. This improvement in V F is expected, as, in addition to the decrease in turn-on voltage that arises due to a higher intrinsic carrier concentration at elevated temperatures, dopant ionisation in the p-type anode is increased, the carrier lifetime in the drift region is also increased and the ohmic contact resistance is reduced. These effects combine to overcome the degraded carrier mobility at higher temperatures. However, above 150 C the improvement in V F is less significant, as the previously outlined improvements are outweighed by the higher substrate resistance caused by reduced carrier mobility [12]. The V F of the diode is 4.53 V at 100 A/cm 2 and 25 C, dropping to 3.83 V at 300 C. The corresponding R on,diff as a function of forward current density (J F ) plot for a typical control sample PiN diode is shown in Figure 3; it can be seen that R on,diff drops from 11.6 mω-cm 2 at 100 A/cm 2 and 25 C to 9.0 mωcm 2 at 300 C. It is also evident from this Figure that, even at 300 C, R on,diff continues to decrease
4 at higher current density, indicating that a longer carrier lifetime is required to minimize power losses at low forward bias [13] Current density (A/cm 2 ) degc degC 300degC Voltage (V) Figure 2. Forward J-V characteristics of a control sample PiN diode o C 300 o C R on,diff (mω cm 2 ) Current density (A/cm 2 ) Figure 3. R on,diff as a function of J F of a control sample PiN diode. Figure 4 shows the typical forward J-V characteristics at 25 C for the thermally oxidized PiN diodes, as well as a typical characteristic for a control sample PiN diode, for comparison. It is evident that the thermally oxidized PiN diodes exhibit a lower V F when compared to the control sample PiN diodes, with the devices that had undergone thermal oxidation at 1500 C showing the lowest V F for a given value of J F. The typical V F of the PiN diodes oxidized at 1500 C was measured to be 4.15 V at 100 A/cm 2 and 25 C, and R on,diff was 8.9 mω-cm 2 ; compared to the control sample PiN diodes, this equated to an improvement of around 8% and 23% for the forward voltage and R on,diff, respectively. Though this improvement is significant, it is noted that these results are inferior to those recently published by Salemi et al [14]. However, the oxidation times used in this work were only 5 minutes, the purpose being to evaluate the effectiveness of different oxidation temperatures; it is expected that the device characteristics would be improved further if longer oxidation durations were applied. Prior to the experiment, it was expected that the devices fabricated on 4H-SiC material thermally oxidized at 1600 C would have yielded the best improvement in forward I-V characteristics, due to an increased oxidation
5 rate [9] in addition to the fact that processing at 1600 C has been shown not to generate additional lifetime-killing intrinsic defects in 4H-SiC [15]. As such, further work is planned to better understand this result Current Density (A/cm 2 ) Control sample degC ox. 1500degC ox. 1600degC ox Voltage (V) Figure 4. Forward J-V characteristics of PiN diodes having undergone thermal oxidation at a range of temperatures. Control sample results are also shown. Measurements were taken at 25 C. Figure 5 shows the typical reverse recovery characteristics of both the control sample and the 1500 C thermally oxidized PiN diodes across the temperature range 25 C to 125 C. It is evident that the reverse recovery current, and thus charge, of the devices increases with increasing temperature, as a result of the increased carrier lifetime. Using the equation presented in [11], the carrier lifetime of the PiN diode has been calculated from the reverse recovery characteristics; for the control sample PiN diode a lifetime of 743 ns was calculated at 25 C, compared to 1.05 µs for the PiN diode oxidized at 1500 C. This equates to an increase in lifetime of around 30%. CONCLUSIONS In this paper, high temperature thermal oxidation has been applied to PiN diodes with 110 µm thick drift regions, in order to improve the characteristics of the devices. Performing the oxidation at 1500 C was found to yield the largest improvement in forward characteristics of the diodes, with a typical V F of 4.15 V and a R on,diff of 8.9 mω-cm 2 being measured at 100 A/cm 2 and 25 C, an improvement of 8% and 23%, respectively, when compared to control sample PiN diodes. The carrier lifetime of the PiN diodes oxidized at 1500 C was calculated to be 1.05 µs at 25 C, an improvement of around 30% when compared to control sample PiN diodes. It is noted that very short (5 minute) oxidation times were used; it is expected that the application of longer oxidation times would further improve the electrical characteristics of the PiN diodes. As such, it has been shown that the application of high temperature thermal oxidation is an effective and efficient way of improving the electrical characteristics of 4H-SiC PiN diodes. ACKNOWLEDGMENTS The authors gratefully acknowledge the Power Electronics Centre and the High Voltage Microelectronics and Sensors group at the University of Cambridge, for use of their electrical
6 characterization facilities. This research has been funded by the EPSRC grants EP/I013636/1 and EP/K035304/1. -I A (A) I RP = o C 25 o C 75 o C 125 o C t rr = o C µ 23.7µ 23.8µ 23.9µ I RP = o C -I A (A) t rr = o C µ 23.7µ 23.8µ 23.9µ Time (s) Figure 5. Reverse recovery current waveforms of a control sample PiN diode (bottom) and a 1500 C thermally oxidized PiN diode (top). REFERENCES 1. T. P. Chow, Mater. Sci. Forum , (2014). 2. Y. K. Sharma, A. C. Ahyi, T. Issacs-Smith, A. Modic, M. Park, Y. Xu, E. L. Garfunkel, S. Dhar, L. C. Feldman and J. R. Williams, IEEE Electron Device Lett. 34 (2), (2013). 3. T. Kimoto, K. Danno and J. Suda, Phys. Stat. Sol. (B). 245 (7), (2008). 4. T. Hiyoshi and T. Kimoto, Appl. Phys. Expr. 2, (2009). 5. P. B. Klein, Mater. Sci. Forum , (2012). 6. L. Storasta and H. Tsuchida, Appl. Phys. Lett. 90, (2007). 7. K. Kawahara, J. Suda and T. Kimoto, J. Appl. Phys. 111, (2012). 8. K. Kawahara, J. Suda and T. Kimoto, Mater. Sci. Forum , (2012). 9. S. M. Thomas, M. R. Jennings, Y. K. Sharma, C. A. Fisher and P. A. Mawby, Mater. Sci. Forum , (2014). 10. K. Nakayama, A. Tanaka, M. Nishimura, K. Asano, T. Miyazawa, M. Ito and H. Tsuchida, IEEE Trans. Electron Devices. 59 (4), (2012). 11. M. R. Jennings, C. A. Fisher, D. Walker. A. Sanchez, A. Pérez-Tomás, D. P. Hamilton, P. M. Gammon, S. E. Burrows, S. M. Thomas, Y. Sharma, F. Li and P. A. Mawby, Mater. Sci. Forum , (2014). 12. C. A. Fisher, M. R. Jennings, A. T. Bryant, A. Pérez-Tomás, P. M. Gammon, P. Brosselard, P. Godignon and P. A. Mawby, Mater. Sci. Forum , (2012). 13. L. Cheng, A. K. Agarwal, M. O Loughin, C. Capell, K. Lam, C. Jonas, J. Richmond, A. Burk, J. W. Palmour, A. A. Ogunniyi, H. K. O Brien and C. J. Scozzie, Mater. Sci. Forum , (2013). 14. A. Salemi, B. Buono, A. Hallén, J. U. Hassan, P. Bergman, C. M. Zetterling and M. Östling, Mater. Sci. Forum , (2014). 15. B. Zippelius, J. Suda and T. Kimoto, Mater. Sci. Forum , (2012).
Heavily Aluminum-Doped Epitaxial Layers for Ohmic Contact Formation to p-type 4H-SiC Produced by Low-Temperature Homoepitaxial Growth
Journal of ELECTRONIC MATERIALS, Vol. 39, No. 1, 2010 DOI: 10.1007/s11664-009-0953-6 Ó 2009 TMS Heavily Aluminum-Doped Epitaxial Layers for Ohmic Contact Formation to p-type 4H-SiC Produced by Low-Temperature
More informationPackaging Technologies for SiC Power Modules
Packaging Technologies for SiC Power Modules Masafumi Horio Yuji Iizuka Yoshinari Ikeda ABSTRACT Wide bandgap materials such as silicon carbide (SiC) and gallium nitride (GaN) are attracting attention
More informationCapelle F Villeurbanne, France. Novembre 1918, F Villeurbanne, France. Sweden. Bataillon CC069, F Montpellier, France
Applications of Vapor-Liquid-Solid Selective Epitaxy of Highly p-type Doped 4H-SiC: PiN Diodes with Peripheral Protection and Improvement of Specific Contact Resistance of Ohmic Contacts N. Thierry-Jebali
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More informationInterface Structure and Charge Trapping in HfO 2 -based MOSFETS
Interface Structure and Charge Trapping in HfO 2 -based MOSFETS MURI - ANNUAL REVIEW, 13 and 14 th May 2008 S.K. Dixit 1, 2, T. Feng 6 X.J. Zhou 3, R.D. Schrimpf 3, D.M. Fleetwood 3,4, S.T. Pantelides
More informationAnnual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December
Annual Meeting North Carolina State University Dr. Veena Misra January 17 19, 2017 December 8 2015 1 Misra Group at NCSU Over 9 years experience in wide band gap research on SiC, GaN and Ga2O3. World leaders
More informationChallenges of Silicon Carbide MOS Devices
Indo German Winter Academy 2012 Challenges of Silicon Carbide MOS Devices Arjun Bhagoji IIT Madras Tutor: Prof. H. Ryssel 12/17/2012 1 Outline What is Silicon Carbide (SiC)? Why Silicon Carbide? Applications
More informationLong-term reliability of SiC devices. Power and Hybrid
Long-term reliability of SiC devices Power and Hybrid Rob Coleman Business Development and Applications Manager TT electronics, Power and Hybrid Roger Tall Product Specialist Charcroft Electronics Ltd
More informationImplant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique
Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique Adam Bertuch a, Wesley Smith a, Ken Steeples a, Robert Standley b, Anca Stefanescu b, and Ron Johnson c a QC Solutions Inc.,
More informationPower Electronics Packaging Revolution Module without bond wires, solder and thermal paste
SEMIKRON Pty Ltd 8/8 Garden Rd Clayton Melbourne 3168 VIC Australia Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste For some years now, the elimination of bond
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationUniversity of Warwick School of Engineering
University of Warwick School of Engineering Transformation of the Top and Tail of Energy Networks Author: Hua Rong Research Assistant Yogesh Sharma Supervisor Prof. Phil Mawby Research Assistant: Yogesh
More informationActivation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C
Japanese Journal of Applied Physics Vol. 44, No. 3, 2005, pp. 1186 1191 #2005 The Japan Society of Applied Physics Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon
More informationI. GaAs Material Properties
I. GaAs Material Properties S. Kayali GaAs is a III V compound semiconductor composed of the element gallium (Ga) from column III and the element arsenic (As) from column V of the periodic table of the
More informationInfluence of Oxide Layer Thickness and Silicon Carbide (SiC) Polytype on SiC MOS Capacitor Hydrogen Sensor Performance
Influence of Oxide Layer Thickness and Silicon Carbide (SiC) Polytype on SiC MOS Capacitor Hydrogen Sensor Performance BOGDAN OFRIM, FLORIN UDREA, GHEORGHE BREZEANU, ALICE PEI-SHAN HSIEH Devices, circuits
More informationEffect of external gettering with porous silicon on the electrical properties of Metal-Oxide-Silicon devices
Available online at www.sciencedirect.com www.elsevier.com/locate/xxx Physics Physics Procedia 2 (2009) (2008) 983 988 000 000 www.elsevier.com/locate/procedia Proceedings of the JMSM 2008 Conference Effect
More informationHigh Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED. Y. H. Lin and C. Y. Liu
High Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED Y. H. Lin and C. Y. Liu Department of Chemical Engineering and Materials Engineering, National Central University, Jhongli,
More informationBoron Diffusion and Silicon Self-Interstitial Recycling between SiGeC layers
Mat. Res. Soc. Symp. Proc. Vol. 810 2004 Materials Research Society C3.5.1 oron Diffusion and Silicon Self-Interstitial Recycling between SiGeC layers M. S. Carroll 1 J. C. Sturm, Dept. of Electrical Engineering,
More informationRadiation Tolerant Isolation Technology
Radiation Tolerant Isolation Technology Background The following contains a brief description of isolation technologies used for radiation hardened integrated circuits. The technologies mentioned are junction
More informationSchottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers
Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers Yoshihisa Ohishi 1, Kohei Noguchi 1, Kuniyuki Kakushima 2, Parhat Ahmet 1, Kazuo Tsutsui 2, Nobuyuki Sugii
More informationR Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)
4 Silicon Temperature Sensors 4.1 Introduction The KTY temperature sensor developed by Infineon Technologies is based on the principle of the Spreading Resistance. The expression Spreading Resistance derives
More information1. Introduction. What is implantation? Advantages
Ion implantation Contents 1. Introduction 2. Ion range 3. implantation profiles 4. ion channeling 5. ion implantation-induced damage 6. annealing behavior of the damage 7. process consideration 8. comparison
More informationFabrication Technology
Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski
More informationGrowth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications
Journal of ELECTRONIC MATERIALS, Vol. 31, No. 5, 2002 Special Issue Paper Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems
More informationHOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:
HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,
More informationTransmission Mode Photocathodes Covering the Spectral Range
Transmission Mode Photocathodes Covering the Spectral Range 6/19/2002 New Developments in Photodetection 3 rd Beaune Conference June 17-21, 2002 Arlynn Smith, Keith Passmore, Roger Sillmon, Rudy Benz ITT
More informationHBLED packaging is becoming one of the new, high
Ag plating in HBLED packaging improves reflectivity and lowers costs JONATHAN HARRIS, President, CMC Laboratories, Inc., Tempe, AZ Various types of Ag plating technology along with the advantages and limitations
More informationEx-situ Ohmic Contacts to n-ingaas
High Doping Effects on In-situ and Ex-situ Ohmic Contacts to n-ingaas Ashish Baraskar*, Mark A. Wistey, Vibhor Jain, Uttam Singisetti, Greg Burek, Brian J. Thibeault, Arthur C. Gossard and Mark J. W. Rodwell
More informationSchottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts
Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts Christopher E. D. Chidsey Department of Chemistry Stanford University Collaborators: Paul C. McIntyre, Y.W. Chen, J.D. Prange,
More informationP-Type Doping of 4H-SiC for Integrated Bipolar and Unipolar Devices
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 18, Number 4, 2015, 329 342 P-Type Doping of 4H-SiC for Integrated Bipolar and Unipolar Devices M. LAZAR 1, S. SEJIL 1,2, L. LALOUAT 1,2, C.
More informationEE 434 Lecture 9. IC Fabrication Technology
EE 434 Lecture 9 IC Fabrication Technology Quiz 7 The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40 /, determine the resistance between nodes A and
More informationISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 3, Issue 6, December 2013
ISSN: 2277-3754 Fabrication and Characterization of Flip-Chip Power Light Emitting Diode with Backside Reflector Ping-Yu Kuei, Wen-Yu Kuo, Liann-Be Chang, Tung-Wuu Huang, Ming-Jer Jeng, Chun-Te Wu, Sung-Cheng
More informationRadiation Defects and Thermal Donors Introduced in Silicon by Hydrogen and Helium Implantation and Subsequent Annealing
Solid State Phenomena Vols. 131-133 (2008) pp. 201-206 online at http://www.scientific.net (2008) Trans Tech Publications, Switzerland Online available since 2007/10/25 Radiation Defects and Thermal Donors
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO
More informationAssignment Questions
HIGH SPEED DEVICES AND CIRCUITS Assignment Questions 1) Why Silicon Semiconductors are widely used in the VLSI applications? Hint: Refer Video on Introduction to Basic Concepts 2) What are the parameters
More informationIsolation Technology. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
More informationSupplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2
Supplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2 based devices. (a) TEM image of the conducting filament in a SiO 2 based memory device used for SAED analysis. (b)
More informationFabrication Techniques for Thin-Film Silicon Layer Transfer
Fabrication Techniques for Thin-Film Silicon Layer Transfer S. L. Holl a, C. A. Colinge b, S. Song b, R. Varasala b, K. Hobart c, F. Kub c a Department of Mechanical Engineering, b Department of Electrical
More informationRecombination processes controlling the carrier lifetime in n 4H SiC epilayers with low Z 1/2 concentrations
JOURNAL OF APPLIED PHYSICS 108, 033713 2010 Recombination processes controlling the carrier lifetime in n 4H SiC epilayers with low Z 1/2 concentrations P. B. Klein, 1,a R. Myers-Ward, 1 K.-K. Lew, 1 B.
More informationHigh Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper
High Efficiency UV LEDs Enabled by Next Generation Substrates Whitepaper Introduction A primary industrial market for high power ultra-violet (UV) LED modules is curing equipment used for drying paints,
More informationLecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4
Lecture 4 Oxidation (applies to Si and SiC only) Reading: Chapter 4 Introduction discussion: Oxidation: Si (and SiC) Only The ability to grow a high quality thermal oxide has propelled Si into the forefront
More informationAjay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University
2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration,
More informationChallenges and Future Directions of Laser Fuse Processing in Memory Repair
Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.
More informationFabrication, Electrical Characterization, and Annealing of Al/, Cu/, and Au/4H-SiC Schottky Diodes
Clemson University TigerPrints All Theses Theses 12-2007 Fabrication, Electrical Characterization, and Annealing of Al/, Cu/, and Au/4H-SiC Schottky Diodes Nikhil Karkhanis Clemson University, nkarkha@clemson.edu
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More informationVLSI Technology. By: Ajay Kumar Gautam
By: Ajay Kumar Gautam Introduction to VLSI Technology, Crystal Growth, Oxidation, Epitaxial Process, Diffusion Process, Ion Implantation, Lithography, Etching, Metallization, VLSI Process Integration,
More informationLight-Induced Degradation of Thin Film Silicon Solar Cells
Journal of Physics: Conference Series PAPER OPEN ACCESS Light-Induced Degradation of Thin Film Silicon Solar Cells To cite this article: F U Hamelmann et al 2016 J. Phys.: Conf. Ser. 682 012002 View the
More informationLecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1
Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1 LECTURE 030 INTEGRATED CIRCUIT TECHNOLOGY - I (References [7,8]) Objective The objective of this presentation is: 1.) Illustrate integrated
More informationCorrelation Between Energy Gap and Defect Formation of Al Doped Zinc Oxide on Carbon Doped Silicon Oxide
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS Vol. 15, No. 4, pp. 207-212, August 25, 2014 Regular Paper pissn: 1229-7607 eissn: 2092-7592 DOI: http://dx.doi.org/10.4313/teem.2014.15.4.207 Correlation
More informationStudy of a Thermal Annealing Approach for Very High Total Dose Environments
Study of a Thermal Annealing Approach for Very High Total Dose Environments S. Dhombres 1-2, J. Boch 1, A. Michez 1, S. Beauvivre 2, D. Kraehenbuehl 2, F. Saigné 1 RADFAC 2015 26/03/2015 1 Université Montpellier,
More informationFailure Analysis: The Right Way
i Failure Analysis: The Right Way Counterfeit Diode Investigation DfR Staff i Introduction 1 A DfR customer received diodes through broker distribution channels that had shown a very high failure rate
More information3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005
3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss the
More informationVLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents UNIT I INTRODUCTION: Introduction to IC Technology MOS, PMOS, NMOS, CMOS & BiCMOS technologies. BASIC ELECTRICAL PROPERTIES : Basic Electrical
More informationPOST ION-IMPLANTATION SURFACE PLANARIZATION PROCESS FOR 4H-SIC WAFERS USING CARBON ENCAPSULATION TECHNIQUE. Kashyap Yellai
POST ION-IMPLANTATION SURFACE PLANARIZATION PROCESS FOR 4H-SIC WAFERS USING CARBON ENCAPSULATION TECHNIQUE Except where reference is made to the work of others, the work described in this is my own or
More informationHigh-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers
High-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers Munsik Oh and Hyunsoo Kim * School of Semiconductor and Chemical Engineering and Semiconductor
More informationIon Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very
Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very high voltages (10-600 KeV) Use analyzer to selection charge/mass
More informationThe Nernst-Einstein equation indicates that the ratio β /D for a given material varies only with temperature. Calculate β/d for oxygen ions in Zr 0.
The Nernst-Einstein equation indicates that the ratio β /D for a given material varies only with temperature. Calculate β/d for oxygen ions in 0.8 Y 0.2 1.9 at 800 C. 1 The Nernst-Einstein equation indicates
More information3.46 OPTICAL AND OPTOELECTRONIC MATERIALS
Badgap Engineering: Precise Control of Emission Wavelength Wavelength Division Multiplexing Fiber Transmission Window Optical Amplification Spectrum Design and Fabrication of emitters and detectors Composition
More informationSilver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon
Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion
More informationIncreased Efficiency and Improved Reliability in ORing functions using Trench Schottky Technology
Increased Efficiency and Improved Reliability in ORing functions using Trench Schottky Technology Davide Chiola, Stephen Oliver, Marco Soldano International Rectifier, El Segundo, USA. As presented at
More informationLow Resistance TiAl Ohmic Contacts with Multi-Layered Structure for p-type 4H SiC
Materials Transactions, Vol. 43, No. 7 (2002) pp. 1684 to 1688 c 2002 The Japan Institute of Metals Low Resistance TiAl Ohmic Contacts with Multi-Layered Structure for p-type 4H SiC Osamu Nakatsuka 1,,
More informationIon Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,
Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +, 2+ or 3+ ionization) Use analyzer to selection charge/mass
More informationElectrical Overstress Course
EOS Training Course Dr. Lim Soo King Dip Sc (Merit); B Sc (Hons); Dip Mgt (Dist) M Sc; PhD; MIPM Associate Professor Universiti Tunku Abdul Rahman 31 Jul 06. 1 Objectives of the Course Understand the phenomena
More informationProject III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS
Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS Project leader: Dr D.N. Kouvatsos Collaborating researchers from other projects: Dr D. Davazoglou Ph.D. candidates: M. Exarchos, L. Michalas
More informationSome Aspects of Sublimation Growth of SiC Ingots p. 41 Growth of Highly Aluminum-Doped p-type 6H-SiC Single Crystals by the Modified Lely Method
SiC Bulk Growth Large Diameter, Low Defect Silicon Carbide Boule Growth p. 3 SiC Single Crystal Growth by Sublimation: Experimental and Numerical Results p. 7 Impact of SiC Source Material on Temperature
More informationSLID bonding for thermal interfaces. Thermal performance. Technology for a better society
SLID bonding for thermal interfaces Thermal performance Outline Background and motivation The HTPEP project Solid-Liquid Inter-Diffusion (SLID) Au-Sn SLID Cu-Sn SLID Reliability and bond integrity Alternative
More informationLANDOLT-BÖRNSTEIN. Zahlenwerte und Funktionen aus Naturwissenschaften und Technik. Neue Serie. Gesamtherausgabe: K.-H. Hellwege O.
LANDOLT-BÖRNSTEIN Zahlenwerte und Funktionen aus Naturwissenschaften und Technik Neue Serie Gesamtherausgabe: K.-H. Hellwege O. Madelung Gruppe III: Kristall- und Festkörperphysik Band 17 Halbleiter Herausgeber:
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationMaterials Characterization
Materials Characterization C. R. Abernathy, B. Gila, K. Jones Cathodoluminescence (CL) system FEI Nova NanoSEM (FEG source) with: EDAX Apollo silicon drift detector (TE cooled) Gatan MonoCL3+ FEI SEM arrived
More informationWet Oxidation and Hydrogen Incorporation on 4H-SiC (c-face)
Wet Oxidation and Hydrogen Incorporation on 4H-SiC (c-face) Can Xu 1, Voshadhi Amarasinghe 1, Gang Liu 1, Boris Yakshinskiy 1, Sarit har 2, Torgny Gustafsson 1, Joseph Bloch 1 and Leonard Feldman 1 1 Institute
More informationHalbleiter Prof. Yong Lei Prof. Thomas Hannappel
Halbleiter Prof. Yong Lei Prof. Thomas Hannappel yong.lei@tu-ilmenau.de thomas.hannappel@tu-ilmenau.de http://www.tu-ilmenau.de/nanostruk/ Solid State Structure of Semiconductor Semiconductor manufacturing
More informationLaser Spike Annealing for sub-20nm Logic Devices
Laser Spike Annealing for sub-20nm Logic Devices Jeff Hebb, Ph.D. July 10, 2014 1 NCCAVS Junction Technology Group Semicon West Meeting July 10, 2014 Outline Introduction Pattern Loading Effects LSA Applications
More informationHigh Energy Gamma Radiation Effects on Commercially Available Silicon Carbide Power JFET Transistors
High Energy Gamma Radiation Effects on Commercially Available Silicon Carbide Power JFET Transistors by Meagan Nicole Black A thesis submitted to the Graduate Faculty of Auburn University in partial fulfillment
More informationELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing
ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationPoint-contacting by Localised Dielectric Breakdown: A new approach for contacting solar cells
Point-contacting by Localised Dielectric Breakdown: A new approach for contacting solar cells SPREE Public Seminar 20 th February 2014 Ned Western Supervisor: Stephen Bremner Co-supervisor: Ivan Perez-Wurfl
More informationElectrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation
Mat. Res. Soc. Symp. Proc. Vol. 686 2002 Materials Research Society Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation Jae-Hoon Song, Duck-Kyun Choi
More informationExcimer Laser Annealing of Hydrogen Modulation Doped a-si Film
Materials Transactions, Vol. 48, No. 5 (27) pp. 975 to 979 #27 The Japan Institute of Metals Excimer Laser Annealing of Hydrogen Modulation Doped a-si Film Akira Heya 1, Naoto Matsuo 1, Tadashi Serikawa
More informationDeveloping Ohmic Contacts to Gallium Nitride. for High Temperature Applications. Shirong Zhao
Developing Ohmic Contacts to Gallium Nitride for High Temperature Applications by Shirong Zhao A Dissertation Presented in Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy Approved
More informationFAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT C-V METHOD.
Journal of Electron Devices, Vol. 1, 2003, pp. 1-6 JED [ISSN: 1682-3427] Journal of Electron Devices www.j-elec-dev.org FAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT
More informationENS 06 Paris, France, December 2006
CARBON NANOTUBE ARRAY VIAS FOR INTERCONNECT APPLICATIONS Jyh-Hua ng 1, Ching-Chieh Chiu 2, Fuang-Yuan Huang 2 1 National Nano Device Laboratories, No.26, Prosperity Road I, Science-Based Industrial Park,
More informationIsolation of elements
1 In an IC, devices on the same substrate must be isolated from one another so that there is no current conduction between them. Isolation uses either the junction or dielectric technique or a combination
More informationNovel methods to reduce leakage current in Si PIN photodiodes designed and fabricated with different dielectrics
Indian Journal of Pure & Applied Physics Vol. 52, September 2014, pp. 637-644 Novel methods to reduce leakage current in Si PIN photodiodes designed and fabricated with different dielectrics Y P Prabhakara
More informationFABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS
AND FABRICATION ENGINEERING ATTHE MICRO- NANOSCALE Fourth Edition STEPHEN A. CAMPBELL University of Minnesota New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Preface xiii prrt i OVERVIEW AND MATERIALS
More informationWelcome to. Celebrating 30 years in Semiconductor and Sensor device manufacture!
Welcome to Celebrating 30 years in Semiconductor and Sensor device manufacture! Sensor and Silicon Solutions Over 250 million die shipped per year Fab 3 Fab 1 Fab 2 Probe & Test Semefab Overview! Commercial
More informationFORMING-FREE NITROGEN-DOPED ALUMINUM OXIDE RESISTIVE RANDOM ACCESS MEMORY GROWN BY ATOMIC LAYER DEPOSITION TECHNIQUE A DISSERTATION
FORMING-FREE NITROGEN-DOPED ALUMINUM OXIDE RESISTIVE RANDOM ACCESS MEMORY GROWN BY ATOMIC LAYER DEPOSITION TECHNIQUE A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND THE COMMITTEE
More informationSemiconductor Technology
Semiconductor Technology von A bis Z Metallization www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Metallization 1 1.1 Requirements on metallization........................
More informationCitation for the original published paper (version of record):
http://www.diva-portal.org This is the published version of a paper published in Energy Procedia. Citation for the original published paper (version of record): Boulfrad, Y., Lindroos, J., Inglese, A.,
More informationChapter 18: Electrical Properties
Chapter 18: Electrical Properties ISSUES TO ADDRESS... How are electrical conductance and resistance characterized? What are the physical phenomena that distinguish conductors, semiconductors, and insulators?
More informationSemiconductor Very Basics
Semiconductor Very Basics Material (mostly) from Semiconductor Devices, Physics & Technology, S.M. Sze, John Wiley & Sons Semiconductor Detectors, H. Spieler (notes) July 3, 2003 Conductors, Semi-Conductors,
More informationAnodic Aluminium Oxide for Passivation in Silicon Solar Cells
Anodic Aluminium Oxide for Passivation in Silicon Solar Cells School of Photovoltaic & Renewable Energy Engineering Zhong Lu Supervisor: Alison Lennon May. 2015 Co-supervisor: Stuart Wenham Outline Introduction
More informationCMOS FABRICATION. n WELL PROCESS
CMOS FABRICATION n WELL PROCESS Step 1: Si Substrate Start with p- type substrate p substrate Step 2: Oxidation Exposing to high-purity oxygen and hydrogen at approx. 1000 o C in oxidation furnace SiO
More informationSurface micromachining and Process flow part 1
Surface micromachining and Process flow part 1 Identify the basic steps of a generic surface micromachining process Identify the critical requirements needed to create a MEMS using surface micromachining
More informationAtomic Layer Deposition(ALD)
Atomic Layer Deposition(ALD) AlO x for diffusion barriers OLED displays http://en.wikipedia.org/wiki/atomic_layer_deposition#/media/file:ald_schematics.jpg Lam s market-leading ALTUS systems combine CVD
More informationProperties of TiN thin films grown on SiO 2 by reactive HiPIMS
Properties of TiN thin films grown on SiO 2 by reactive HiPIMS Friðrik Magnus 1, Árni S. Ingason 1, Ólafur B. Sveinsson 1, S. Shayestehaminzadeh 1, Sveinn Ólafsson 1 and Jón Tómas Guðmundsson 1,2 1 Science
More informationHigh Thermal Conductivity Silicon Nitride Ceramics
Journal of the Korean Ceramic Society Vol. 49, No. 4, pp. 380~384, 2012. http://dx.doi.org/10.4191/kcers.2012.49.4.380 Review High Thermal Conductivity Silicon Nitride Ceramics Kiyoshi Hirao, You Zhou,
More informationSection 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey
Section 4: Thermal Oxidation Jaeger Chapter 3 Properties of O Thermal O is amorphous. Weight Density =.0 gm/cm 3 Molecular Density =.3E molecules/cm 3 O Crystalline O [Quartz] =.65 gm/cm 3 (1) Excellent
More informationState of the art quality of a GeOx interfacial passivation layer formed on Ge(001)
APPLICATION NOTE State of the art quality of a Ox interfacial passivation layer formed on (001) Summary A number of research efforts have been made to realize Metal-Oxide-Semiconductor Field Effect Transistors
More informationProcess Flow in Cross Sections
Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat
More informationAmorphous silicon waveguides for microphotonics
4 Amorphous silicon waveguides for microphotonics Amorphous silicon a-si was made by ion irradiation of crystalline silicon with 1 10 15 Xe ions cm 2 at 77 K in the 1 4 MeV energy range. Thermal relaxation
More information