Design and Characterization of Thermal Conductive Wafer Coating in Thin Small Outline Package for Automotive Product Application

Size: px
Start display at page:

Download "Design and Characterization of Thermal Conductive Wafer Coating in Thin Small Outline Package for Automotive Product Application"

Transcription

1 Design and Characterization of Thermal Conductive Wafer Coating in Thin Small Outline Package for Automotive Product Application Azhar Abdul Hamid, Dhanapalan Periathamby, *Suhaimi Azizan, Chee Eng Tan, Siva Kumar S.Nadarajan ON Semiconductor Malaysia Sdn. Bhd. Lot 122, Senawang Industrial Estate, Seremban, Negeri Sembilan, Malaysia * Tel: , Fax: Abstract The thermal conductive die attach (DA) material is very important component and it is function to create a joint between die and leadrame as well as to dissipate heat from die throughout the package. However, the dispensing DA material is giving problems, which is epoxy overflow, die tilted especially when dealing with small die size (ranging 15 to 30 mils). Because of this problem, industries are using nonconductive dispensing epoxy without metal content and resulting good for manufacturing. There is another problem when using nonconductive epoxy which reducing in thermal and performance of the device. In this paper, we presents conductive material coated at backside of wafer (conductive WBC) and giving excellent thermal and device performance and good for integrated device assembly manufacturing. In the most stringent automotive application, device performance is critical to component level. The small and thin die assembled in Thin Small Outline Package (TSOP), good thermal conductive die attach material is required, together with excellent robustness in oxidation control, manufacturability and reliability. Upon completion of multiple material screening, wafer back coating (WBC) material had selected. It is thermal conductivity can reach approximately 2.2- W/mK and which is enough for lower power devices as well as good in thermal conductivity. With all the improved assembly processes, conductive wafer coated material achieved good manufacturability, excellent thermal performance, meeting customer specification and ready for high volume manufacturing. 1. Introduction All major electronic devices require regulators in running the power conversion, mainly from alternate current to direct current (ac to dc) and direct current to direct current (dc to dc) [1, 2]. These devices are widely used in the market, including mobile phone, GPS, smartphones, wireless LAN, Bluetooth, ZigBee, portable medical equipment, solar panel and battery-powered application [1, 2, 3]. A good regulator provides a very stable, accurate voltage with low noise and excellent power dissipation (P D ) [4]. The P D has direct correlation to temperature-junction-to-ambient (θ JA ) [5]; therefore, die attachment to leadframe flag requires a good thermal conductive material. The conventional epoxy dispense method for die attachment technology is common used in the semiconductor packaging industry [6, 7]. There are several problems with this process for instance epoxy shorting to lead-frame, epoxy overflow to die surface, epoxy voiding, tilted die and etc. [6, 7, 8]. Due to these problems, semiconductor industries and their suppliers was introduced wafer back coating (WBC) to overcome this. Many type of WBC technique have developed such as screen print and spin coating [8]. This study is using screen print to process the WBC material. This method is having several advantages. It can use for small gap between die and lead and for small die size [6]. Furthermore, advance adhesive technology, giving WBC material having high modulus even at 300 C [9]. Due to this achievement, hence material is able to pass reflow temperature at 260 C. Superior thermal conductivity more than 10 W/mK is make this material became popular for semiconductor manufacturers [7]. However, this material was required temperature during die attachment process and hence upgrading equipment is required. On top of that, there are some challenges this material. Those challenges will discuss further in this paper. 2. Methodology The assembly started with coating on wafer backside with a layer of thermal conductive material. By utilizing welldesigned stencil and process parameters, material layer can be controlled to be as tight as few microns tolerance. The wafer thickness 200 µm and 150 µm have selected. The thickness had chosen because of process capability and package requirement. Due to automotive application and small package have needed, Thin Shrink Outline Package (TSOP) had selected in this study. The package had designed by having just bare copper on the flag to enhance delamination and package robustness. The leadframe has same design and features for both silver and bare copper flag. Prior to evaluation for die attach process; leadframestaging time has tested for both open and close environment. The staging time is set with 10, 20, 30, and 40 minutes. Figure 1 is shown comparison between silver plated and bare copper flag leadframe. Figure 1: a) Silver plated; b) bare copper flag leadframe The subsequent process is die attach. There is a challenges include oxidation control because work stage requires having bonding temperature and with open environment. The bonding temperature is set at 180 C to bond die coated with WBC epoxy attaching to the leadframe flag.

2 Overall WBC process step shows in Figure 2. a) Bare wafer b) WBC attach to wafer by Screen print c) B-stage curing cutting step with chilled water were used to saw the wafers. Thinner die is shown better quality compared to thicker die because amount of silicon is lesser for thinner die compared to thicker die. Due to this, the thinner wafer easier to cut and saw blade will able to sustain more longer life span compared to thicker wafer. Details of experiment and characterization of wafer saw process would not discuss in this paper. Figure 4 is shown die crack for 200 µm die while no sign of crack from 150 µm die after running few experiments. d) Wafer mount e) Wafer sawing f) Die attach onto Leadframe Figure 2: WBC process step However, the temperature would also result in oxidation on leadframe surface, which has plating of copper. A strongfeatured close tunnel track was designed and installed to the die attach machine to make sure oxidation stable for manufacturing process. A gas had applied during the die attachment process need further enhance preventing from flag oxidation. Figure 3 shows comparison between standard and tunnel track die bonder. Figure 3: a) Open area; b) Close tunnel track design Figure 4: a) 200 µm die thickness; b) 150 µm die thicknes 3.2 Leadframe staging test There is oxidation was observed for standard die bonder configuration without tunnel after 5 minutes. The oxidation was take place when leadframe attach onto die bonder s heater block. However, after proper installation of track with tunnel kit, the Leadframe had shown no oxidation for 10, 20, 30, and even more than 40 minutes. This is because the leadframe fully covered from the environment even exposed onto high temperature heater block. The inlet gas is also help to prevent the leadframe from oxidize. Figure 5 had shown oxidation had occurred with standard die bonder. Meanwhile Figure 6 had shown no leadframe oxidation with tunnel track. The oxidation easily take place since the leadframe is expose to environment and with high temperature is apply onto it. This is not good for manufacturing especially in pattern recognition system and for reliability delamination. Meanwhile, for close tunnel track design the leadframe able to maintain zero oxidation for longer time. The leadframe had exposed onto die bonder s heater block ranging between 10 to 40 minutes. The process is to ensure tunnel track design robust for oxidation and good for manufacturing. Finish good of the product then subject MSL 1 to check delamination level as well as TMCL, HTSL, and HTOL test. The samples of device have characterized for junction-ambient temperature and power dissipation. a) 5 minutes staging time Figure 5: Oxidation without tunnel track 3. Results and Discussion 3.1 Wafer saw process The 150-µm wafer thickness had shown good quality compared to 200-µm thickness. There was presence of die crack during die attach process for thicker wafer. Two time b) 10 minutes staging time

3 kilograms c) 20 minuets stagging time d) 30 minutes stagging time e) 40 minutes stagging time Figure 6: No oxidation with tunnel track Figure 9: No WBC material stick onto Mylar tape 3.3 Die bond process The process is continuing which the die had attached onto the leadframe. During this process, there are randomly WBC material remain or stick with Mylar tape after die bond pick and place for 200 µm die. Using high power scope, there is die crack was observed. This is happen due to this die thickness not robust for wafer saw. Figure 7 had shown WBC stick onto Mylar tape while figure 8 is shown die crack from side view. Figure 10: No Die crack from side view The bonding strength between die and ledframe were tested. Die shear test is shown die bonding strength is 1.4 kg in average which is higher than lower specification limit (LSL) kg for 20 mils die size area and the Cpk is shown above 1.67 which is good for manufacturing. Figure 11 is shown failure mode of die shear strength. Meanwhile, the chart in Figure 12 is shown die shear strength for WBC material and it had tested for 33 samples. Figure 7: WBC material stick onto mylar tape Figure 11: Die shear failure mode Figure 8: Die crack from side view Meanwhile, the 150 µm die thickness had shown there is no WBC material remains or sticks on Mylar tape. It is no presence of die crack as well from side view. Figure 9 had shown no WBC stick with Mylar and figure 10 had shown there is no die crack from side view. 1,800 1,600 1,400 1,200 1, Die Shear Strength LSL Figure 12: Die shear strength for WBC samples

4 3.4 Wire bond process The die with WBC had validated for wire bonding process. For initial development, the device has using gold wire. This is to reduce variable or noise factor and focus more on WBC qualification. On top of that, all safe launch lots are running at the same time with the same equipment set, same material batch, as well as same bonding tools. The result is shown very positive and passing all wire bonding requirement. The wires pull and ball shear data have taken from 8 lots and for 30 samples of each lot. The Cpk for wire pull and ball shear strength are more than The wire pull strength is 6.9 gram in average and lower specification limit set is 2.5 gram. While 31.4 gram is average for ball shear strength and lower specification limit is set at 8 gram. Based on box plot, wire pull strength had shown very stable for all eight lots in figure 13. In the meantime, in figure 14, balls shear strength also showing very robust for all lots. These results are giving indicator that the WBC material is sticking well between backside die and the leaframe also the material has well cured. There is no wire sweep after molding process. Final test had shown yields are over 99% for three qualification lots. Even there are parametric defect but it has related to device level. 3.5 Reliability test There is no die delamination was observed during pre and post preconditioning by using Scanning Acoustic Tomography (SAT) test. A delamination test result is in figure 15a for before preconditioning and figure 15b for post preconditioning. Figure 15a: SAT result pre preconditioning Wire Pull Strength Lot A Lot B Lot C Lot D Lot E Lot F Lot G Lot H Figure 13: Wire pull strength of safe launch lots Ball Shear Strength Lot A Lot B Lot C Lot D Lot E Lot F Lot G Lot H Figure 15b: SAT result post preconditioning The other thing is TMCL, HTSL, and HTOL have shown passed the entire requirement. The devices have sent to characterization lab and the results able to meet 1.28 watt for P D and 97 C/watt for θ JA for WBC samples, meanwhile nonconductive material (as control material) can only achieve 0.88 watt and 150 C/watt for P D and θ JA respectively. 4. Conclusion Figure 14: Ball shear strength of safe launch lots The equipment kit had successful designed and tooling up with close tunnel track together gas inlet. The combination set have proven stable in oxidation and corrosion on leadframe and provides longer manufacturing processing time for at least 40 minutes had achieved. Wafer saw is able to process with 150 µm or 6 mils wafer thickness with WBC material without any major problem. Die attach process is

5 shown good adhesion strength between die and leadframe. The wire pull and ball shear have robust and very stable for wire bonding process. Beside that, molding and final test results have shown good quality with minimal defect. The other important results are no die delamination before and after preconditioning, this is giving that WBC material, and processes have passed qualification and meet requirement. Based on all results, TSOP device can pass all the MSL- 1 requirements, together with excellent delamination performance for automotive product. The improved device with thermally conductive wafer coated material achieved good manufacturability, excellent thermal performance, meeting customer specification and ready for high volume manufacturing. 8. Loh Kian Hwa et al, A Comparison Study of Different Wafer Backside Coating Technologies, IEEE 36th International Electronic Manufacturing Technology Conference, Tony Winster et al, Wafer Backside Coating. of Electrically Conductive Die Attach Adhesives for Packaging of Discrete Semiconductor Devices, IEEE 10 th Electronics Packaging Technology Conference, Acknowledgements The Authors would like to thank all the members from ON Semiconductor for their hard work throughout the design and development of conductive wafer back coating for TSOP leaded package line. Special thanks to ON Semiconductor Seremban for provide facility, equipment, and materials for this project. 6. References 1. M.Moussa et al, Regulated AC/DC/AC Power Supply using Scott Transformer, IEEE 6 th International Power Electronics, Machinesand Drivers Conference, Luo-Qi Soh et al, Building of a Portable Solar AC and amp; DC Power Supply, IEEE 5 th International of Intelligent Systems, Modeling and Simulation Conference, Suman Dwari et al, Efficient Low Voltage Direct AC/DC Converters for Self-Powered Wireless Sensor Nodes and Mobile Electronics, IEEE 30 th International Telecomunications Energy Conference, Hicham et al, Fast Transient Response Low Drop Out Voltage Regulator, International Journal of Embedded Systems and Application, R. Menozzi et al, A New Method to Extract HBT Thermal Resistance and Its Temperature and Power Dependence, IEEE Transactions on Device and Materials Reliability, David Chong et al, Feasibility Study on Replacing Conventional Epoxy Dispensing with Wafer Back Coating Epoxy for QFN Packages for Discrete Product, IEEE 33 rd International Electronics Manufacturing Technology Conference, C.E. Tan et al, Breakthrough Development of New Die Attach Method with High Conductive Wafer Back Coating, IEEE 17 th Electronics Packaging Technology Conference, 2015.

23 rd ASEMEP National Technical Symposium

23 rd ASEMEP National Technical Symposium THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,

More information

Qualification and Application of Pressure-less Sinter Silver Epoxy

Qualification and Application of Pressure-less Sinter Silver Epoxy Qualification and Application of Pressure-less Sinter Silver Epoxy Loh Kian Hwa, Nadzirah Yahya, Chin Siew Kheong, Lee Ken Hok Carsem Technology Centre Carsem (M) Sdn. Bhd S-site. Lot 52986 Taman Meru

More information

Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die.

Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan

More information

Die Attach Film Performance in 3D QFN Stacked Die.

Die Attach Film Performance in 3D QFN Stacked Die. Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan Malaysia 43600 UKM Bangi, Selangor

More information

Die Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV.

Die Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV. Die Attach Materials Die Attach G, TECH. 2U. TECHNICAL R&D DIV. 2 Topics 3 What it is X 5,000 X 10,000 X 50,000 Si Chip Au Plating Substrate Ag Resin 4 Current Products Characteristics H9890-6A H9890-6S

More information

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS Varughese Mathew NXP Semiconductors 6501 William Cannon Drive, Austin TX, USA Automotive Innovation Driven by Electronics

More information

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga ) Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga ) Henry M.W. Sze, Marc Papageorge ASAT Limited 14th Floor, QPL Industrial Building, 138 Texaco Road, Tseun Wan, Hong

More information

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test 1,2 Tan Cai

More information

The Packaging and Reliability Qualification of MEMS Resonator Devices

The Packaging and Reliability Qualification of MEMS Resonator Devices The Packaging and Reliability Qualification of MEMS Resonator Devices Pavan Gupta Vice President, Operations Yin-Chen Lu, Preston Galle Quartz and MEMS Oscillators source: www.ecliptek.com Quartz Oscillators:

More information

LED Die Attach Selection Considerations

LED Die Attach Selection Considerations LED Die Attach Selection Considerations Gyan Dutt & Ravi Bhatkal Alpha, An Alent plc Company Abstract Die attach material plays a key role in performance and reliability of mid, high and super-high power

More information

Quality and Reliability Report

Quality and Reliability Report Quality and Reliability Report Product Qualification MAAM-008819 2mm 8-Lead PDFN Plastic Package QTR-0147 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax:

More information

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd Advancements In Packaging Technology Driven By Global Market Return M. G. Todd Electronic Materials, Henkel Corporation, Irvine, California 92618, USA Recently, the focus of attention in the IC packaging

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

NSOP Reduction for QFN RFIC Packages

NSOP Reduction for QFN RFIC Packages NSOP Reduction for QFN RFIC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, CA mbora@psemi.com Abstract Wire bonded packages using conventional copper leadframe have been used in industry for

More information

Analog & MEMS Group (AMS)

Analog & MEMS Group (AMS) 16-March-2017 Report ID 2018-W11 SO16-SHZ PRODUCT/PROCESS CHANGE NOTIFICATION PCN AMS/18/10777 Analog & MEMS Group (AMS) Qualification of ST Shenzhen as Assembly and Test & Finishing site for selected

More information

Copper Wire Packaging Reliability for Automotive and High Voltage

Copper Wire Packaging Reliability for Automotive and High Voltage Copper Wire Packaging Reliability for Automotive and High Voltage Tu Anh Tran AMPG Package Technology Manager Aug.11.2015 TM External Use Agenda New Automotive Environments Wire Bond Interconnect Selection

More information

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

System in Package: Identified Technology Needs from the 2004 inemi Roadmap System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It

More information

Quality and Reliability Report

Quality and Reliability Report Quality and Reliability Report Product Qualification MASW-007921 2mm 8-Lead Plastic Package QTR-0148 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax: (978)

More information

Failure Modes in Wire bonded and Flip Chip Packages

Failure Modes in Wire bonded and Flip Chip Packages Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization

More information

Recent Advances in Die Attach Film

Recent Advances in Die Attach Film Recent Advances in Die Attach Film Frederick Lo, Maurice Leblon, Richard Amigh, and Kevin Chung. AI Technology, Inc. 70 Washington Road, Princeton Junction, NJ 08550 www.aitechnology.com Abstract: The

More information

Flip Chip - Integrated In A Standard SMT Process

Flip Chip - Integrated In A Standard SMT Process Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical

More information

Effect of Manufacturing Stresses to Die Attach Film Performance In Quad Flatpack No-Lead Stacked Die Packages

Effect of Manufacturing Stresses to Die Attach Film Performance In Quad Flatpack No-Lead Stacked Die Packages American J. of Engineering and Applied Sciences 2 (1): 17-24, 2009 ISSN 1941-7020 2009 Science Publications Effect of Manufacturing Stresses to Die Attach Film Performance In Quad Flatpack No-Lead Stacked

More information

MTS Semiconductor Solution

MTS Semiconductor Solution MTS 0 unplanned down time Solution Lowest operating Cost Solution Energy saving Solution Equipment Fine Pitch and UPH Upgrade solution Quality & Yield Improvement Solution Reliability Enhancement Solution

More information

Quality in Electronic Production has a Name: Viscom. System Overview

Quality in Electronic Production has a Name: Viscom. System Overview Quality in Electronic Production has a Name: Viscom System Overview Successful along the whole line with Viscom Circuit board manufacturing Paste print Finish S3070 AFI-Scan S3054QS Paste print Thick film

More information

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging

More information

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges

More information

KGC SCIENTIFIC Making of a Chip

KGC SCIENTIFIC  Making of a Chip KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process

More information

QUALIFICATION PLAN RELIABILITY LABORATORY

QUALIFICATION PLAN RELIABILITY LABORATORY QUALIFICATION PLAN RELIABILITY LABORATORY PCN #: CYER-22JGDE810 Date: Aug 9, 2010 Qualification of 28L SOIC package with SG-8300GM mold compound at MTAI assembly site and the 18L SOIC package will qualify

More information

Package Solutions and Innovations

Package Solutions and Innovations Package Solutions and Innovations with Compression Molding IEEE SVC CPMT Aug 2015 Presented by C.H. Ang Towa USA Company Profile www.cpmt.org/scv 1 Corporate Overview Company: Towa Corp., Kyoto Japan Established:

More information

Cypress Semiconductor Package Qualification Report

Cypress Semiconductor Package Qualification Report Cypress Semiconductor Package Qualification Report QTP# 041007 VERSION 1.0 September 2004 28Ld SNC, 32Ld SOIC, 28/32/36/44Ld SOJ Packages 11 mils Wafer Thickness and Saw Step Cut MSL 3, 220C Reflow Cypress

More information

Electronics Manufacturers Turn To Converters For Help In Handling Hot Components and EMI/RFI Shielding Challenges

Electronics Manufacturers Turn To Converters For Help In Handling Hot Components and EMI/RFI Shielding Challenges Electronics Manufacturers Turn To Converters For Help In Handling Hot Components and EMI/RFI Shielding Challenges Electronics manufacturers face numerous challenges, including how to dissipate heat from

More information

Analog, MEMS and Sensor Group (AMS)

Analog, MEMS and Sensor Group (AMS) 05-13-2015 Report ID 2015-W20AMKOR-TRANSFER PRODUCT/PROCESS CHANGE NOTIFICATION PCN AMS/15/9324 Analog, MEMS and Sensor Group (AMS) Production transfer from Amkor Korea to Amkor Philippines for component

More information

3M Thermal Management Solutions for LED Assembly

3M Thermal Management Solutions for LED Assembly 3M Thermal Management Solutions for LED Assembly Electronics Materials Solutions Division November 2016 More light. Less heat. High performance cooling for a new generation of high-intensity LEDs Cooling

More information

WorkShop Audace. INSA ROUEN 8 juin 2012

WorkShop Audace. INSA ROUEN 8 juin 2012 WorkShop Audace INSA ROUEN 8 juin 2012 Global Standards for the Microelectronics Industry JEDEC standards for product level qualification Christian Gautier Content JEDEC overview Environmental reliability

More information

Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste

Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste SEMIKRON Pty Ltd 8/8 Garden Rd Clayton Melbourne 3168 VIC Australia Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste For some years now, the elimination of bond

More information

Copper Wire Bonding: the Last Frontier of Cost Savings. Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012

Copper Wire Bonding: the Last Frontier of Cost Savings. Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012 Copper Wire Bonding: the Last Frontier of Cost Savings Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012 Outline Introduction Fundamental Study Reliability Study Monitoring Data High Volume

More information

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C EPRC 12 Project Proposal Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C 15 th August 2012 Page 1 Motivation Increased requirements of high power semiconductor device

More information

Rockwell R RF to IF Down Converter

Rockwell R RF to IF Down Converter Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

Lattice isplsi1032e CPLD

Lattice isplsi1032e CPLD Construction Analysis Lattice isplsi1032e CPLD Report Number: SCA 9612-522 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax: 602-948-1925

More information

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be

More information

Bonding Tool Design Choices for Wire Bondable CSP and µbga Packages

Bonding Tool Design Choices for Wire Bondable CSP and µbga Packages Bonding Tool Design Choices for Wire Bondable CSP and µbga Packages Lee Levine, Principal Engineer Phone 215-784-6036, fax 215-784-6402, email llevine@kns.com Ilan Hanoon, Sr. Process Engineer Phone 215-784-6633,

More information

Innovative MID Plating Solutions

Innovative MID Plating Solutions Innovative MID Plating Solutions High Reliability Wire Bond Technique for MIDs Jordan Kologe MacDermid Electronics Solutions jkologe@macdermid.com 1 MacDermid: Specialty Chemical Solutions Over 2000 Worldwide

More information

HEAT SPREADERS. Heat Spreaders. and C-Wing

HEAT SPREADERS. Heat Spreaders. and C-Wing T-Wing TM and C-Wing Chomerics family of thin heat spreaders provides a low-cost, effective means of cooling IC devices in restricted spaces where conventional heat sinks aren t appropriate. T-Wing spreaders

More information

Plasma for Underfill Process in Flip Chip Packaging

Plasma for Underfill Process in Flip Chip Packaging Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015

More information

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the

More information

Choosing the Correct Capillary Design for Fine Pitch, BGA Bonding

Choosing the Correct Capillary Design for Fine Pitch, BGA Bonding Choosing the Correct Capillary Design for Fine Pitch, BGA Bonding Lee Levine, Principal Engineer phone 215-784-6036, fax 215-784-6402, email: llevine@kns.com and Michael J. Sheaffer, Director Technical

More information

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Amkor Technology, Inc. White Paper Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Abstract Expanding its ChipArray Ball Grid Array (CABGA) package form factor miniaturization

More information

GaAs MMIC Space Qualification

GaAs MMIC Space Qualification GaAs MMIC Space Qualification GaAs MMIC Testing TriQuint Semiconductor has advanced Lot Acceptance Testing (LAT) for High Reliability Applications of GaAs MMICs. A flowchart depicting the entire MMIC processing

More information

3D Wirebondless IGBT Module for High Power Applications Dr. Ziyang GAO Jun. 20, 2014

3D Wirebondless IGBT Module for High Power Applications Dr. Ziyang GAO Jun. 20, 2014 3D Wirebondless IGBT Module for High Power Applications Dr. Ziyang GAO Jun. 20, 2014 1 1 Outline Background Information Technology Development Trend Technical Challenges ASTRI s Solutions Concluding Remarks

More information

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,

More information

3M Electrically Conductive Adhesive Transfer Tape 9707

3M Electrically Conductive Adhesive Transfer Tape 9707 Technical Data May 2014 3M Electrically Conductive Adhesive Transfer Tape 9707 Product Description 3M Electrically Conductive Adhesive Transfer Tape (ECATT) 9707 is a pressure sensitive adhesive (PSA)

More information

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Daniel D. Evans and Zeger Bok Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad, CA 92010

More information

High Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper

High Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper High Efficiency UV LEDs Enabled by Next Generation Substrates Whitepaper Introduction A primary industrial market for high power ultra-violet (UV) LED modules is curing equipment used for drying paints,

More information

3M Electromagnetic Compatible Products

3M Electromagnetic Compatible Products 3M Electromagnetic Compatible Products Selection Guide Revision E 3 Innovation Faster, smaller, lighter, easier the skyrocketing development of today s electronics requires new solutions for significant

More information

SOT-23 Reliability November 23, 1998

SOT-23 Reliability November 23, 1998 SOT-23 Reliability SOT-23 Reliability November 23, 1998 By David B. Hutchins, Senior Applications Engineer Diodes Incorporated -- www.diodes.com Introduction Diodes Incorporated has offered high-quality

More information

PCB Technologies for LED Applications Application note

PCB Technologies for LED Applications Application note PCB Technologies for LED Applications Application note Abstract This application note provides a general survey of the various available Printed Circuit Board (PCB) technologies for use in LED applications.

More information

Cypress Semiconductor Snap Cure Epoxy Qualification Report

Cypress Semiconductor Snap Cure Epoxy Qualification Report Cypress Semiconductor Snap Cure Epoxy Qualification Report QT# 002602 VERSION 1.1 January, 2001 28-lead SOJ and Narrow SOIC ackage Level 3 Cypress hilippines (CSI-R) CYRESS TECHNICAL CONTACT FOR QUALIFICATION

More information

Variable Frequency Microwave For Chip-On-Board Glob Top Curing

Variable Frequency Microwave For Chip-On-Board Glob Top Curing Variable Frequency Microwave For Chip-On-Board Glob Top Curing Binghua Pan (Phone: 65-458629 Fax: 65-4565422 e-mail: binghua.pan@delphiauto.com) Chih Kai Nah (Phone: 65-458629 Fax: 65-4565422 e-mail: chih.kai.nah@delphiauto.com)

More information

Solar Flat Plate Thermal Collector

Solar Flat Plate Thermal Collector Solar Flat Plate Thermal Collector 1 OBJECTIVE: Performance Study of Solar Flat Plate Thermal Collector Operation with Variation in Mass Flow Rate and Level of Radiation INTRODUCTION: Solar water heater

More information

Enabling Technology in Thin Wafer Dicing

Enabling Technology in Thin Wafer Dicing Enabling Technology in Thin Wafer Dicing Jeroen van Borkulo, Rogier Evertsen, Rene Hendriks, ALSI, platinawerf 2G, 6641TL Beuningen Netherlands Abstract Driven by IC packaging and performance requirements,

More information

Power quad flat no-lead (PQFN) package

Power quad flat no-lead (PQFN) package NXP Semiconductors Application Note Document Number: AN2467 Rev. 5.0, 7/2016 Power quad flat no-lead (PQFN) package 1 Purpose This document provides guidelines for handling and assembly of NXP PQFN packages

More information

Challenges for Embedded Device Technologies for Package Level Integration

Challenges for Embedded Device Technologies for Package Level Integration Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI

More information

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic

More information

MRSI-175Ag Epoxy Dispenser

MRSI-175Ag Epoxy Dispenser MRSI-175Ag Epoxy Dispenser Applications: Microwave & RF Modules MEMS Semiconductor Packaging Multi-Chip Modules Hybrid Circuits Optical Modules Overview The MRSI-175Ag Conductive Epoxy Dispenser handles

More information

Reliability Qualification Report

Reliability Qualification Report Reliability SUF-1000 SUF-2000 SUF-3000 SUF-4000 SUF-5000 The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions.

More information

Development and Characterization of Large Silicon Microchannel Heat Sink Packages for Thermal Management of High Power Microelectronics Modules

Development and Characterization of Large Silicon Microchannel Heat Sink Packages for Thermal Management of High Power Microelectronics Modules Development and Characterization of Large Silicon Microchannel Heat Sink Packages for Thermal Management of High Power Microelectronics Modules Hengyun Zhang*, Qingxin Zhang*, Ser-Choong Chong*, Damaruganath

More information

Optimisation of MWT cells and modules

Optimisation of MWT cells and modules Optimisation of MWT cells and modules Lowering the cost of foil-based back-contact PV MWT Workshop Shanghai 19 th May 2014 www.ecn.nl Why back-contact cells and modules? Limitations of H-pattern cells

More information

Images of Failures in Microelectronics Packaging and Assembly

Images of Failures in Microelectronics Packaging and Assembly Images of Failures in Microelectronics Packaging and Assembly Ed Hare, Ph.D./SEM Lab, Inc. IMAPS NW - Feb. 11th 2004 Redmond, WA http://www.semlab.com 1 What is this? http://www.semlab.com 2 Inner Layer

More information

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,

More information

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine

More information

Heritage Quality Performance

Heritage Quality Performance FEP FEATURES AND PROPERTIES Heritage Quality Performance Extruded, FEP insulated, high voltage wire and cable offers exceptional dielectric strength without the disadvantages common to equally rated silicone

More information

Dallas Semicoductor DS80C320 Microcontroller

Dallas Semicoductor DS80C320 Microcontroller Construction Analysis Dallas Semicoductor DS80C320 Microcontroller Report Number: SCA 9702-525 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:

More information

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy

More information

Design and Assembly Process Implementation of 3D Components

Design and Assembly Process Implementation of 3D Components IPC-7091 Design and Assembly Process Implementation of 3D Components Developed by the 3-D Electronic Packages Subcommittee (B-11) of the Packaged Electronic Components Committee (B-10) of IPC Users of

More information

Hot Chips: Stacking Tutorial

Hot Chips: Stacking Tutorial Hot Chips: Stacking Tutorial Choon Lee Technology HQ, Amkor Enabling a Microelectronic World Mobile Phone Technology Change Feature Phone Smartphone Smartphones as a Percentage of All Phones Source : The

More information

Package Design Optimization and Materials Selection for Stack Die BGA Package

Package Design Optimization and Materials Selection for Stack Die BGA Package Package Design Optimization and Materials Selection for Stack Die BGA Package Rahul Kapoor, Lim Beng Kuan, Liu Hao United Test & Assembly Center Ltd (UTAC) 5 Serangoon North Ave 5, Singapore 554916 Email:

More information

BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES

BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES Ahmer Syed and WonJoon Kang Amkor Technology, Inc. 1900 S. Price Road Chandler, Arizona ABSTRACT There is a strong interest in

More information

Keeping Cool!: selecting high performance thermal materials for LED Lighting applications. Ian Loader 25/03/14

Keeping Cool!: selecting high performance thermal materials for LED Lighting applications. Ian Loader 25/03/14 Keeping Cool!: selecting high performance thermal materials for LED Lighting applications Ian Loader 25/03/14 1 Target Points to cover Basics of Thermal Management Considerations for thermal materials

More information

contaminated, or if the location of the assembly house is well above sea level.

contaminated, or if the location of the assembly house is well above sea level. VAPOR PHASE REFLOW S EFFECT ON SOLDER PASTE RESIDUE SURFACE INSULATION RESISTANCE Karen Tellefsen. Mitch Holtzer, Corne Hoppenbrouwers Alpha Assembly Solutions South Plainfield, NJ, USA Roald Gontrum SmartTech

More information

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab Nondestructive Internal Inspection The World s Leading Acoustic Micro Imaging Lab Unmatched Capabilities and Extensive Expertise At Your Service SonoLab, a division of Sonoscan, is the world s largest

More information

TYPICAL PHYSICAL STRENGTH PROPERTIES OF PRO TILE

TYPICAL PHYSICAL STRENGTH PROPERTIES OF PRO TILE TYPICAL PHYSICAL STRENGTH PROPERTIES OF PRO TILE The following results of eight different tests show the typical physical strength properties of Pro Tile. IMPACT STRENGTH Date: September 19, 1983 cement

More information

Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design

Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design Yuci Shen *1, Leilei Zhang ** and Xuejun Fan * * Lamar University, Beaumont, Texas ** NVIDIA Corporation, Santa Clara, California

More information

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.

More information

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX 1- What is 2- How does it work? 3- How do we make it? 4- Applications 5- Processing? WHAT IS? Thick aluminium based substrate, cladded in ED copper foil. Designed for an effective thermal dissipation and

More information

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion

More information

Welding Processes. Consumable Electrode. Non-Consumable Electrode. High Energy Beam. Fusion Welding Processes. SMAW Shielded Metal Arc Welding

Welding Processes. Consumable Electrode. Non-Consumable Electrode. High Energy Beam. Fusion Welding Processes. SMAW Shielded Metal Arc Welding Fusion Consumable Electrode SMAW Shielded Metal Arc Welding GMAW Gas Metal Arc Welding SAW Submerged Arc Welding Non-Consumable Electrode GTAW Gas Tungsten Arc Welding PAW Plasma Arc Welding High Energy

More information

IPG (Industrial & Power Group) Industrial Power Conversion. Linear Voltage Regulators & Vref Quality and Reliability. Reliability Report.

IPG (Industrial & Power Group) Industrial Power Conversion. Linear Voltage Regulators & Vref Quality and Reliability. Reliability Report. Reliability Report BE Change New frame TO220 SG T.V: L7805 Product Line General Information LX05 Wafer fab Locations SINGAPORE Ang Mo Kio Product Description POSITIVE VR 1.5A 5V Assembly plant SHENZHEN

More information

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong

More information

Advantages of using LCP based pre-molded leadframe packages for RF & MEMS applications

Advantages of using LCP based pre-molded leadframe packages for RF & MEMS applications 14-34 110 th Street, College Point, NY 11356 USA Voice +1 (718) 961 6212 Fax +1 (718) 886 0573 Web: www.interplex.com Advantages of using LCP based pre-molded leadframe packages for RF & MEMS applications

More information

Non-Hermetic Packaging of RF Multi-Chip Modules

Non-Hermetic Packaging of RF Multi-Chip Modules Non-Hermetic Packaging of RF Multi-Chip Modules Matthew Gruber Lockheed Martin MST Moorestown, NJ 1 A Comment about this Presentation In accordance with ITAR restrictions, a few concessions had to be made

More information

RF System in Packages using Integrated Passive Devices

RF System in Packages using Integrated Passive Devices RF System in Packages using Integrated Passive Devices by Kai Liu, YongTaek Lee, HyunTai Kim, Gwang Kim, and Billy Ahn STATS ChipPAC 1711 W. Greentree Drive, Suite #117, Tempe, AZ 85284, USA Tel: 480-222-1722

More information

Intel Pentium Processor W/MMX

Intel Pentium Processor W/MMX Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:

More information

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018 Jacques Matteau Global Sales Manager NanoBond Assembly: A Rapid, Room Temperature Soldering Process jmatteau@indium.com indium.us/f014 indium.us/f018 Terminology A few key terms NanoFoil is the heat source

More information

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics

More information

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com Report Title: Report Type: Date: Qualification Test Report See Attached

More information

TOP 5 REASONS TO USE FILM-CAST PTFE LINER TUBING FOR YOUR NEXT CATHETER DESIGN

TOP 5 REASONS TO USE FILM-CAST PTFE LINER TUBING FOR YOUR NEXT CATHETER DESIGN TOP 5 REASONS TO USE FILM-CAST PTFE LINER TUBING FOR YOUR NEXT CATHETER DESIGN TOP 5 REASONS TO USE FILM-CAST PTFE LINER TUBING FOR YOUR NEXT CATHETER DESIGN So you re thinking of using a low-friction

More information

Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance

Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance Scott D. Szymanski March Plasma Systems Concord, California, U.S.A. sszymanski@marchplasma.com

More information

Optimizing Strain Gage Excitation Levels

Optimizing Strain Gage Excitation Levels Micro-Measurements Strain ages and Instruments Tech Note TN-502 Optimizing Strain age Excitation Levels Introduction A common request in strain gage work is to obtain the recommended value of bridge excitation

More information

SLID bonding for thermal interfaces. Thermal performance. Technology for a better society

SLID bonding for thermal interfaces. Thermal performance. Technology for a better society SLID bonding for thermal interfaces Thermal performance Outline Background and motivation The HTPEP project Solid-Liquid Inter-Diffusion (SLID) Au-Sn SLID Cu-Sn SLID Reliability and bond integrity Alternative

More information