Visit
|
|
- Theodora Richards
- 6 years ago
- Views:
Transcription
1 Practical Applications for Nano- Electronics by Vimal Gopee 10/10/12 Your Delegate Webinar Control Panel Open and close your panel Full screen view Raise hand for Q&A at the end Submit text questions during or at the end
2 Practical Applications for Nano- Electronics by Vimal Gopee 10/10/12 Introduction: Part of the Engineering Doctorate (EngD) in Micro and Nano materials at The University of Surrey 2 nd year of the programme Full-time placement at NPL Currently working on Nanocarbon Electronic Interconnects (NEI) project
3 Contents Current issues with electronic interconnects Properties of carbon nanotubes Synthesis methods The nano-carbon interconnects project Uses of carbon nanotubes in circuits Summary Current issues with electronic interconnects
4 Moore s law Number of transistors per chip doubling every months Interconnect pitch size decreasing
5 The International Technology Roadmap for Semiconductors (ITRS) predictions Challenges Dielectric Copper Conductor Tungsten contact plug Modern multi level interconnect of a microprocessor in cross sectional view Source: Intel Number of transistors per chip doubling every months Interconnect pitch size is decreasing and number of interconnects is increasing Current density in interconnects is increasing Increased resistance and decreased current carrying capability due to electromigration Performance will be limited by current interconnect technology unless new materials are implemented ITRS
6 Current technologies and limitations Reduction of pitch of Ball Grid Array (BGA) Diameters currently greater than 70 μm. Susceptible to electromigration Crack formation due to stress and thermal coefficient of expansion (TCE) mismatch Modern components like Quad-Flat No-leads (QFN) produce a lot of heat Fast Heat dissipation required or performance is limited Voiding in solder contact reducing heat transfer Electromigration due to pitch reduction and heat dissipation limit performance of components ITRS requirements Introduction of new materials to meet conductivity requirements and reduce the dielectric permittivity Engineering manufacturable interconnect structures, processes and new materials Achieving necessary reliability Manufacturability and defect management that meet overall cost/performance requirements Integration of new processes and structures, including interconnects for emerging devices
7 Properties of Carbon nanotubes Nanocarbon Fullerene Tubes Graphene Carbon black Nanodiamonds Cones
8 Bonding Length: typical few μm Graphite sp 2 Diamond sp 3 Covalent Bonding Strong bond between individual neighbouring carbon atoms in a single tube Van der Waal Forces Weak bond between the individual nanotubes themselves Diameter: as low as 1 nm High aspect ratio: length diameter 1000 quasi 1D solid Types of carbon nanotubes Graphene Single-wall CNT (SWCNT) SWCNTs consist of single rolled sheet of graphene MWCNT MCWNTs consist of multiple rolled layers (concentric tubes) of graphene.
9 Nanotube Carbon nanotubes (CNTs) discovered 1991, Iijima Roll-up vector: C h na m 1 a 2 Nanotube Electrical conductivity depending on helicity C h n a1 m a 2 If 2n m i, then metallic 3 else semiconductor SWCNT can be semiconducting or metallic. It all depends on the angle of rolling and diameter of the nanotube MWCNTs almost always metallic
10 CNTs v/s metals Tensile Strength (GPa) Melting point (K) Max Current density (A/cm 2 ) Thermal Conductivity (kwmk 1 ) Cu SWCNT MWCNT ~10 6 ~10 9 ~ ~5 3 CNTs have: Negligible Electromigration Efficient electron transport Low resistivities High thermal conductivities High tensile strengths CNT limitations Limitations of CNTs for application in interconnects: High contact resistance due to electron scattering at metal contact Inertness of CNTs requires chemical processing before application hence poor adhesion Defects increase resistivity SWCNTs can be metallic or semiconducting and hence have to be sorted before use CNTs have the potential to replace metals in electronic circuits if the above problems can be resolved
11 Synthesis Methods Synthesis: overview Commonly applied techniques: Chemical Vapor Deposition (CVD) Arc-Discharge Laser ablation Techniques differ in: Type of nanotubes (SWNT / MWNT / Aligned) Catalyst used Yield Purity
12 The arc discharge method Carbon contained in the negative electrode sublimates because of the high discharge temperatures forming Nanotubes Yield for this method is up to 30% by weight Produces both single- and multi-walled nanotubes with lengths of up to 50 μm with few structural defects The laser ablation method Inert gas atmosphere Pulsed Laser vaporises graphite target CNTs nucleate at cooler surfaces of the reactor primarily single-walled carbon nanotubes with a controllable diameter determined by the reaction temperature
13 Chemical vapour deposition (CVD) Catalyst deposited on silicon substrate Feedstock gases such as acetylene, methane, etc decomposed by catalyst during growth process Carbon atoms diffuse over catalyst surface and nucleate to form CNTs Several types including plasma enhanced (PECVD), photo thermal (PTCVD), Photo thermal CVD Low temperature growth ~350 C Suitable for CMOS applications Acetylene gas used as feedstock Top of sample heated by quartz lamp (Shang, Tan, Stolojan, Papakonstantinou, & Silva, 2010) Substrate kept cool (<250 C) by water cooled stage High pressure growth achievable
14 The nano-carbon electronic interconnects project (NEI) at NPL Aims of NEI To develop methodology for interconnect fabrication using carbon nanotubes To develop or adapt existing metrology for the characterisation ofcarbon nanotube interconnects To characterise the electrical properties, behaviour under mechanical deformation and thermal stress of carbon nanotube interconnects
15 CNT growth G Vertically aligned CNT D D2 50μm Si wafer = = 50.9 ~150 μm sample shown above Dense vertical array High purity confirmed by low ratio Interconnect Fabrication Process
16 MWCNT-solder interconnects MWCNTs show poor adhesion to solder due to weak Van der Waals bonding Two treatments are applied to improve adhesion to solder Process 1 Process 2 Process MWCNTs are treated with oxygen plasma to remove amorphous carbon and to activate the surface Wetting Force (mn) 2. Metal interface layers (Au, Pd or Ni) are deposited on the MWNCTs by sputtering Time (s) Sample characterisation XPS scans before and after oxygen plasma treatment Peak % Pristine Treated C O sp sp O H C O O C O π π*
17 Metrology development Characterisation and Assembly of Nanocarbon Interconnect Systems (CANIS) 1 - motorised stage 2 - load cell 3 - digital microscope 4 - laser displacement monitor 5 - bottom stage 6- heater 7 - top stage 8 - multimeter for 4- probe measurements Allows the fabrication and subsequent tensile stressing Four-probe resistance measurements Force ~ 1mN Displacement ~ 0.1μm Resistance ~ mω CANIS schematic CNTs Solder Copper L a s e r Load cell Motorised Actuator Copper Sample holders Heater Base
18 Technical progress 5 μm Solving the adhesion problem: Encapsulation of the tip of MWCNT bundles with metal Metal nucleates at defect sites Metal then forms a metallurgical bond with solder alloy Displacement dependence of Stress for a Solder MWCNT Solder i nterconnect Treatments applied improve adhesion of MWCNTs to solder as non Treated samples show no adhesion to solder Stress (Nmm -2 ) Displacement (mm) Resistance issues Sources of high resistance in CNT interconnects Scattering of electrons at metal/cnt interface causes higher resistance Defects along the tube For MWCNTs, caps need to be removed in order to allow conduction from all inner tubes
19 Future development work Electrical measurements will be made to assess contact resistance and compare with standard interconnects Quantify thermal conductivity and compare with solder-copper joints Thermal-cycling followed by shear and continuity tests to assess use in harsh environments Low-cycle and high cycle fatigue tests and compare reliability with standard solder joints Reduction in pitch size of interconnect to compare performance with current interconnects Using CNTs in electronic circuits Field effect transistors Interconnects Field emitters Flexible electronics
20 CNT FETs Semiconducting SWCNTs can be used as transistors Challenges: Fine control of chirality, purity, doping, defect minimization Directed placement/handling of individual CNTs: grown in place, or deposited after growth and subsequent processing Scalability/assembly Repeatable and reliable addressing and contact CNT interconnect Advantages Less susceptible to electromigration Lower resistance than copper Higher thermal conductivity Challenges Directed placement/handling of individual CNTs: grown in place, or deposited after growth and subsequent processing High contact resistance Poor adhesion to substrates Scalability
21 Field Emmission Saito et al., Jpn. J. Appl. Phys. 37 (1998) L346. Flexible and transparent devices Flexible thin film substrates Can be transparent Scalable high throughput printing techniques Source: Nature Nanotechnology A fully transparent aligned single-walled carbon nanotube transistors on a 4 inch glass wafer Source: American chemical society
22 Summary Summary Current technologies reaching their limits, performance limited by physical dimensions New materials need to be found to replace existing ones CNTs offer an alternative to existing materials CNTs have excellent electrical, thermal and mechanical properties CNTs suffer from high contact resistance, poor adhesion, defects that limit their applications
23 CNTs may replace metal interconnects in future integrated circuits In this project we aim to fabricate CNT interconnects and assess thermal, mechanical and electrical properties A fabrication process was devised and demonstrated A key step has been in improving adhesion of CNTs to solder Plans for further development of the interconnect technology were outlined
Chapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationENS 06 Paris, France, December 2006
CARBON NANOTUBE ARRAY VIAS FOR INTERCONNECT APPLICATIONS Jyh-Hua ng 1, Ching-Chieh Chiu 2, Fuang-Yuan Huang 2 1 National Nano Device Laboratories, No.26, Prosperity Road I, Science-Based Industrial Park,
More informationTough Materials: Shear Bands & Crazes
Tough Materials: Shear Bands & Crazes Polycarbonate Images removed due to copyright restrictions. Please see, for example, http://www.doitpoms.ac.uk/miclib/micrograph.php?id=559 http://www.doitpoms.ac.uk/miclib/micrograph.php?id=592
More informationThe Global Market for Single-Walled Carbon Nanotubes TABLE OF CONTENTS 1 RESEARCH METHODOLOGY... 18
TABLE OF CONTENTS 1 RESEARCH METHODOLOGY... 18 1.1 Market opportunity rating system... 18 1.2 Market challenges rating system... 20 2 EXECUTIVE SUMMARY... 23 2.1 Exceptional properties... 24 2.2 Products
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationContinuous Synthesis of Carbon Nanoclusters Using Well-Controlled Thermal Plasmas
Continuous Synthesis of Carbon Nanoclusters Using Well-Controlled Thermal Plasmas T. Ohishi*, Y. Yoshihara and O. Fukumasa Graduate School of Science and Engineering, Yamaguchi University, 2-16-1 Tokiwadai,
More informationSupplementary Information
Supplementary Information Atmospheric microplasma-functionalized 3D microfluidic strips within dense carbon nanotube arrays confine Au nanodots for SERS sensing Samuel Yick, Zhao Jun Han and Kostya (Ken)
More informationFloating Catalyst CVD Method. Single- and Double-walled Carbon Nanotubes. Hui-Ming Cheng
Floating Catalyst CVD Method for Controllable Synthesis of Single- and Double-walled Carbon Nanotubes Hui-Ming Cheng Shenyang National Laboratory for Materials Science Institute of Metal Research, Chinese
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationDynamics of Nanotube Synthesis
Dynamics of Nanotube Synthesis Christina Guice, McNair Scholar, Pennsylvania State University Faculty Research Adviser Henry C. Foley, Head and Robb Chair Department of Chemical Engineering Pennsylvania
More informationA Study of Nanomechanical Memory
A Study of Nanomechanical Memory John LaRocco Nanoscale Electronics Dr. Krchnavek Table of Contents I. Introduction II. Nanomechanical Memory A. History B. Materials C. Fabrication D. Functionality III.
More informationOutline. L13. Mechanics of Nanostructures: Tensile Loading and Fracture Mechanics
L13. Mechanics of Nanostructures: Tensile Loading and Fracture Mechanics Outline 1. Introduction 2. Tensile Test work overview 3. Recent work in Ruoff group Carbon nanocoil Crystalline Boron Nanowire Arc-grown
More informationNano Fabrication Research at FIU
Nano Fabrication Research at FIU Professor W. Choi s Nano Materials and Devices Lab FIU logo with 25nm line width by e-beam lithography Fastest growing University in the US- Ranked in top 25 largest Universities
More informationKGC SCIENTIFIC Making of a Chip
KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process
More informationEE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing
3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated
More information1 Thin-film applications to microelectronic technology
1 Thin-film applications to microelectronic technology 1.1 Introduction Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies.
More informationNovel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc.
Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices Nahum Rapoport, Remtec, Inc. 1 Background Electronic Products Designers: under pressure to decrease cost and size Semiconductor
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationChallenges for Embedded Device Technologies for Package Level Integration
Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI
More informationJournal of Chemical and Pharmaceutical Research, 2017, 9(1): Research Article
Available online www.jocpr.com Journal of Chemical and Pharmaceutical Research, 2017, 9(1):163-167 Research Article ISSN : 0975-7384 CODEN(USA) : JCPRC5 Synthesis and Characterization of Carbon Nano Spheres
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More informationAligned Carbon Nanofibre-Polymer Composite Membranes. CNT Growth and Manipulation. Eleanor Campbell Dept. of Physics, Göteborg University
Aligned Carbon Nanofibre-Polymer Composite Membranes CNT Growth and Manipulation Eleanor Campbell Dept. of Physics, Göteborg University Plasma CVD Growth Polymer/Nanofibre Composite Low ambient temperature
More informationInstitute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley
Technische Universität Graz Institute of Solid State Physics Deposition Franssila: Chapters 5 & 6 Peter Hadley Silicon wafers Total Thickness Variation: a good 8" Prime wafer would be < 15 m Site flatness
More informationAustralian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test
AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test 1,2 Tan Cai
More informationFabrication Technology
Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski
More informationEmbedding of Active Components in LCP for Implantable Medical Devices
44 th IMAPS New England Symposium 2017 Embedding of Active Components in LCP for Implantable Medical Devices Dr. Eckardt Bihler and Dr. Marc Hauer, Dyconex AG Susan Bagen, PE, Micro Systems Technologies,
More informationChemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film
Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film layer at the surface Typically gas phase reactions
More informationEffects of Hydrogen Flow Rate on Carbon Nanotube Growth
Effects of Hydrogen Flow Rate on Carbon Nanotube Growth Carolyn Reynolds*, Binh Duong**, and Supapan Seraphin** *Dept. Optical Engineering, Norfolk State University, Norfolk, VA 23504; **Dept. Materials
More informationDeposition of carbon layers from cyclohexane by thermal Chemical Vapor Deposition
Louisiana State University LSU Digital Commons LSU Master's Theses Graduate School 2005 Deposition of carbon layers from cyclohexane by thermal Chemical Vapor Deposition Bharath Thiruvengadachari Louisiana
More informationSemiconductor device fabrication
REVIEW Semiconductor device fabrication is the process used to create the integrated circuits (silicon chips) that are present in everyday electrical and electronic devices. It is a multiplestep sequence
More informationCarbon nanotube based ion sensitive field effect transistor
University of Arkansas, Fayetteville ScholarWorks@UARK Mechanical Engineering Undergraduate Honors Theses Mechanical Engineering 5-2011 Carbon nanotube based ion sensitive field effect transistor Matthew
More informationA discussion of crystal growth, lithography, etching, doping, and device structures is presented in
Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW
More informationApplication of carbon nanotubes to the cathode ray tube-electron gun
Vacuum 68 (2003) 79 85 Application of carbon nanotubes to the cathode ray tube-electron gun Yoon-Taek Jang a, *, Yun-Hi Lee a, Byeong-Kwon Ju a, Jin-Ho Ahn b, Chang-Ki Go c, Gong-Seog Park c a Nano Devices
More information5. Packaging Technologies Trends
5. Packaging Technologies Trends Electronic products and microsystems continue to find new applications in personal, healthcare, home, automotive, environmental and security systems. Advancements in packaging
More informationChange in stoichiometry
Measurement of Gas Sensor Performance Gas sensing materials: 1. Sputtered ZnO film (150 nm (Massachusetts Institute of Technology) 2. Sputtered SnO 2 film (60 nm) (Fraunhofer Institute of Physical Measurement
More informationAdaption to scientific and technical progress under Directive 2002/95/EC
. Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 15 Lead in solders to complete a viable electrical connection between semiconductor
More informationReview of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
More informationLect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationFunctionalized Carbon Nanotubes Produced by APCVD using Camphor
Trans. Phenom. Nano Micro Scales, 3(1): 62-67, Winter - Spring 2015 DOI: 10.7508/tpnms.2015.01.007 ORIGINAL RESEARCH PAPER. Functionalized Carbon Nanotubes Produced by APCVD using Camphor A. H. Mahdizadeh
More informationAdaption to scientific and technical progress under Directive 2002/95/EC
. Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 7 a a) Lead in high melting temperature type solders (i.e. lead-based alloys containing
More informationGrowth of monocrystalline In 2 O 3 nanowires by seed orientation dependent vapour-solid-solid mechanism
Electronic Supplementary Material (ESI) for Journal of Materials Chemistry C. This journal is The Royal Society of Chemistry 2014 Electronic Supplementary Information (ESI) Growth of monocrystalline In
More informationDr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205
Email: dashp@nitrkl.ac.in Office: BM-406, Mob: 8895121141 Webpage: http://homepage.usask.ca/~prd822/ MB: 205 Nonmanufacturing In continuation from last class... 2 Top-Down methods Mechanical-energy methods
More informationCarbon Nanotubes by Microwave Plasma-Enhanced Chemical Vapor Deposition
Carbon Nanotubes by Microwave Plasma-Enhanced Chemical Vapor Deposition M. Maschmann 2, A. Goyal 3, Z. Iqbal 3, T.S. Fisher 2, R. Gat 1 1. Seki Technotron USA. Santa Clara CA, USA. rgat@sekitech.com 2.
More informationOptimization of Carbon Nanotube Field Emission Arrays
Excerpt from the Proceedings of the COMSOL Conference 2009 Boston Optimization of Carbon Nanotube Field Emission Arrays Benjamin L. Crossley *1, Mauricio Kossler 1, LaVern A. Starman 1, Ronald A. Coutu,
More informationSemiconductor Manufacturing Technology. IC Fabrication Process Overview
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you
More informationSynthesis of diamond-like carbon films with super-low friction and wear properties
Synthesis of diamond-like carbon films with super-low friction and wear properties MSE 676 All Things Carbon / 09-29-2009 A. Erdemir, O.L. Eryilmaz, and G. Fenske J. Vac. Sci. Technol. A 18(4), Jul/Aug
More informationSynthesis of aligned carbon nanotubes on double-sided metallic substrate by chemical vapor deposition
Synthesis of aligned carbon nanotubes on double-sided metallic substrate by chemical vapor deposition Huan Wang, Jiyun Feng, Xijun Hu and Ka Ming Ng* Department of Chemical Engineering Hong Kong University
More informationBONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong
10.1149/1.2982882 The Electrochemical Society BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION S. Sood and A. Wong Wafer Bonder Division, SUSS MicroTec Inc., 228 SUSS Drive, Waterbury Center,
More informationECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image
ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationLow temperature carbon material deposition with photo-enhanced chemical vapor deposition
Louisiana State University LSU Digital Commons LSU Doctoral Dissertations Graduate School 2012 Low temperature carbon material deposition with photo-enhanced chemical vapor deposition KyungNam Kang Louisiana
More informationSemiconductor Device Fabrication
5 May 2003 Review Homework 6 Semiconductor Device Fabrication William Shockley, 1945 The network before the internet Bell Labs established a group to develop a semiconductor replacement for the vacuum
More informationInstructor: Dr. M. Razaghi. Silicon Oxidation
SILICON OXIDATION Silicon Oxidation Many different kinds of thin films are used to fabricate discrete devices and integrated circuits. Including: Thermal oxides Dielectric layers Polycrystalline silicon
More informationFabrication and application of high quality diamond coated. CMP pad conditioners
Fabrication and application of high quality diamond coated CMP pad conditioners Hua Wang 1,a, Fanghong Sun 1,b* 1 School of Mechanical Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China
More informationThis Appendix discusses the main IC fabrication processes.
IC Fabrication B B.1 Introduction This Appendix discusses the main IC fabrication processes. B.2 NMOS fabrication NMOS transistors are formed in a p-type substrate. The NMOS fabrication process requires
More informationCarbon Nanotube Reinforced Composite Material: An Overview
Carbon Nanotube Reinforced Composite Material: An Overview Mihir Kumar Sutar* and Sarojrani Pattnaik Department of Mechanical Engineering, Veer Surendra Sai University of Technology, Burla, Odisha Abstract
More informationAmorphous and Polycrystalline Thin-Film Transistors
Part I Amorphous and Polycrystalline Thin-Film Transistors HYBRID AMORPHOUS AND POLYCRYSTALLINE SILICON DEVICES FOR LARGE-AREA ELECTRONICS P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, Xerox
More informationLecture 10. Metallization / Back-end technology (BEOL)
Lecture 10 Metallization / Back-end technology (BEOL) Lecture 9: Metallization and BEOL Metallization Technology Evaporation Sputtering Back End Of the Line (BEOL) ITRS Requirements Evolution of Metallization
More informationThe effects of Fe/Al 2 O 3 preparation technique as a catalyst on synthesized CNTs in CVD method.
Science Journal of Physics Science Journal Publication Science Journal of Physics Web: http://www.sjpublication.com/sjp.html The effects of Fe/Al 2 O 3 preparation technique as a catalyst on synthesized
More informationWF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering
WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy
More informationLecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin
Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Last module: Introduction to the course How a transistor works CMOS transistors This
More informationSupporting Information
Copyright WILEY VCH Verlag GmbH & Co. KGaA, 69469 Weinheim, Germany, 2012. Supporting Information for Small, DOI: 10.1002/smll. 201102654 Large-Area Vapor-Phase Growth and Characterization of MoS 2 Atomic
More informationFabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB
Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon
More informationFABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS
AND FABRICATION ENGINEERING ATTHE MICRO- NANOSCALE Fourth Edition STEPHEN A. CAMPBELL University of Minnesota New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Preface xiii prrt i OVERVIEW AND MATERIALS
More informationSummary and Scope for further study
Chapter 6 Summary and Scope for further study 6.1 Summary of the present study Transparent electronics is an emerging science and technology field concentrated on fabricating invisible electronic circuits
More informationBy Ron Blankenhorn, Pac Tech USA, Santa Clara, Calif., and Thomas Oppert, Pac Tech GbmH, Nauen, Germany
INTRODUCTION Modern microelectronic products require packages that address the driving forces of reduced size and weight, as well as increased performance at high frequencies. Flipchip and direct chip
More informationLecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle
Lecture 12 Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12 Evaporation and Sputtering (Metalization) Evaporation For all devices, there is a need to go from semiconductor to metal.
More informationMicroelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica
Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection
More informationVLSI Design and Simulation
VLSI Design and Simulation CMOS Processing Technology Topics CMOS Processing Technology Semiconductor Processing How do we make a transistor? Fabrication Process Wafer Processing Silicon single crystal
More informationScienceDirect. Growth of Carbon Nano Tubes on Copper Substrate Suitable for Lithium Ion Battery Anode
Available online at www.sciencedirect.com ScienceDirect Procedia Materials Science 11 (2015 ) 634 638 5th International Biennial Conference on Ultrafine Grained and Nanostructured Materials, UFGNSM15 Growth
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More informationManufacturing and Characterization of Carbon Nanotube Microcable
Manufacturing and Characterization of Carbon Nanotube Microcable Nicholas Kienzle, Timothy Ochmann, Noe T. Alvarez, Mark Schulz, and Vesselin Shanov Department of Chemical & Materials Engineering, Department
More informationCarbon nanotube growth directly on nickel substrate using alcohol
Carbon nanotube growth directly on nickel substrate using alcohol Sitthichok Chamnan-Arsa 1, Winadda Wongwiriyapan 2 and Panya Kansuwan *1 1 Department of Mechanical Engineering, Faculty of Engineering,
More informationHigh-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices
Kato et al.: High-Temperature-Resistant Interconnections (1/6) [Technical Paper] High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices
More information2.5D and 3D Semiconductor Package Technology: Evolution and Innovation
2.5D and 3D Semiconductor Package Technology: Evolution and Innovation Vern Solberg Solberg Technical Consulting Saratoga, California USA Abstract The electronics industry is experiencing a renaissance
More informationGeneral Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems
General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The
More informationSurface Micromachining
Surface Micromachining Micro Actuators, Sensors, Systems Group University of Illinois at Urbana-Champaign Outline Definition of surface micromachining Most common surface micromachining materials - polysilicon
More informationK. J. Gan, Member, IAENG, C. H. Chang, J. J. Lu, C. L. Lin, Y. K. Su, B. J. Li, and W. K. Yeh
Growth of Carbon Nanotube Using Microwave Plasma Chemical Vapor Deposition and Its Application to Thermal Dissipation of High-Brightness Light Emitting Diode K. J. Gan, Member, IAENG, C. H. Chang, J. J.
More informationPhysical Vapor Deposition (PVD) Zheng Yang
Physical Vapor Deposition (PVD) Zheng Yang ERF 3017, email: yangzhen@uic.edu Page 1 Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide
More informationCopper Interconnect Technology
Tapan Gupta Copper Interconnect Technology i Springer Contents 1 Introduction 1 1.1 Trends and Challenges 2 1.2 Physical Limits and Search for New Materials 5 1.3 Challenges 6 1.4 Choice of Materials 7
More informationNANO SCRATCH TESTING OF THIN FILM ON GLASS SUBSTRATE
NANO SCRATCH TESTING OF THIN FILM ON GLASS SUBSTRATE Prepared by Jesse Angle 6 Morgan, Ste156, Irvine CA 92618 P: 949.461.9292 F: 949.461.9232 nanovea.com Today's standard for tomorrow's materials. 2010
More informationVertical Group IV Nanowires: Potential Enablers for 3D Integration and BioFET Sensor Arrays
Vertical Group IV Nanowires: Potential Enablers for 3D Integration and BioFET Sensor Arrays Paul C. McIntyre Department of Materials Science & Engineering Geballe Laboratory for Advanced Materials Stanford
More informationMultibranching Carbon Nanotubes via Self-Seeded Catalysts
Multibranching Carbon Nanotubes via Self-Seeded Catalysts NANO LETTERS 2006 Vol. 6, No. 2 324-328 Joseph F. AuBuchon, Li-Han Chen, Chiara Daraio, and Sungho Jin* Materials Science and Engineering Program,
More informationAnalog Devices ADSP KS-160 SHARC Digital Signal Processor
Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,
More informationNEC 79VR5000 RISC Microprocessor
Construction Analysis NEC 79VR5000 RISC Microprocessor Report Number: SCA 9711-567 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780
More informationMetallization deposition and etching. Material mainly taken from Campbell, UCCS
Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,
More informationLow Temperature Dielectric Deposition for Via-Reveal Passivation.
EMPC 2013, September 9-12, Grenoble; France Low Temperature Dielectric Deposition for Via-Reveal Passivation. Kath Crook, Mark Carruthers, Daniel Archard, Steve Burgess, Keith Buchanan SPTS Technologies,
More informationHigh Rate Zinc Oxide Film Deposition by Atmospheric TPCVD Using Ar/Air Plasma Jets
High Rate Zinc Oxide Film Deposition by Atmospheric TPCVD Using Ar/Air Plasma Jets ANDO Yasutaka*, KOBAYASHI Akira**, TOBE Shogo* and TAHARA Hirokazu*** Abstract In order to develop a functional film deposition
More informationSilicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant
Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi
More informationCHAPTER 5 EFFECT OF POST DEPOSITION ANNEALING ON THE SURFACE MORPHOLOGY OF THE DLC FILM
86 CHAPTER 5 EFFECT OF POST DEPOSITION ANNEALING ON THE SURFACE MORPHOLOGY OF THE DLC FILM 5.1 INTRODUCTION Among various amorphous carbon films, DLC films produced via RF-PECVD have been successfully
More informationUT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules
2. CMOS Fabrication, Layout, Design Rules Last module: Introduction to the course How a transistor works CMOS transistors This module: CMOS Fabrication Design Rules CMOS Fabrication CMOS transistors are
More informationSupplementary Materials for
www.sciencemag.org/cgi/content/full/336/6084/1007/dc1 Supplementary Materials for Unidirectional Growth of Microbumps on (111)-Oriented and Nanotwinned Copper Hsiang-Yao Hsiao, Chien-Min Liu, Han-wen Lin,
More informationThermal Evaporation. Theory
Thermal Evaporation Theory 1. Introduction Procedures for depositing films are a very important set of processes since all of the layers above the surface of the wafer must be deposited. We can classify
More informationLaser Processing on Graphite
Laser Processing on Graphite MSE 503 Seminar - Fall 2009 08-27-2009 CLA Conference Room, UT Space Institute, Tullahoma, TN - 37388, USA Deepak Rajput Graduate Research Assistant Center for Laser Applications
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More informationSmart Packaging Solutions for Secure Applications
Tamper Respondent Envelope Solutions Realized by Additive Manufacturing F. Roscher, N. Saeidi, F. Selbmann T. Enderlein, E. Kaulfersch, J. Albrecht, E. Noack, C. Hannauer, A. Lecavelier, M. Wiemer and
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication
More informationNano-Packaging : Hype, Hope or Happening?
Nano-Packaging : Hype, Hope or Happening? Are We Truly Solving Today s Big Packaging Problems with Nano- Technology*? Ravi Mahajan, Chris Matayabas, Nachiket Raravikar ECTC, May 26, 2015 * Focus mainly
More informationFlexible Substrates for Smart Sensor Applications
Flexible Substrates for Smart Sensor Applications A novel approach that delivers miniaturized, hermetic, biostable and highly reliable smart sensor modules. AUTHORS Dr. Eckardt Bihler, Dr. Marc Hauer,
More information