Effect of alignment mark depth on alignment signal behavior in advanced lithography
|
|
- Ralf Barber
- 6 years ago
- Views:
Transcription
1 Journal of Engineering Research and Education Vol. 5 () 7- Effect of alignment mark depth on alignment signal behavior in advanced lithography 1 Normah Ahmad, 1 Uda Hashim, Mohd Jeffery Manaf, Kader Ibrahim Abdul Wahab 1 Institute of Nanooelectronic Engineering, Universiti Malaysia Perlis, Kangar, 1 Perlis. uda@kukum.edu.my SilTerra Malaysia Sdn. Bhd.Kulim Hi-Tech Park, 9 Kulim, Kedah. normah_ahmad@silterra.com ABSTRACT Finding a robust alignment strategy is one of the key evaluations in defining photolithography process. Alignment is a process to determine how the current pattern is placed on the wafer. Alignment is done by an optical system, which means that it is dependable on the quality of the alignment signal to determine the correct orientation. Alignment signal is generated by alignment mark, a diffraction grating structure (trench and line structure) printed on wafer. Hence, the processing steps can possibly affect the properties of alignment mark. The alignment mark depth (trench depth) can be varied due to the nature of processing. According optics, a light optical path variation may lead to a destructive interference, which is not good.. Keywords: Alignment signal, lithography, Alignment mark INTRODUCTION The challenge in photolithography process is to print the desired feature size and to align the feature correctly to the subsequent layer [Rigorous Coupled wave analysis of FE of line wafer alignment marks]. It is important to ensure that the new pattern is overlaid the previous pattern correctly. Designing a robust alignment strategy is difficult and time consuming since the scanner alignment system is designed to work with an ideal profile of alignment mark. There have several factors can affect the alignment signal significantly which is size of alignment mark, polarity, processing steps, type of alignment system, refractive index, reflectivity, grain structure, and surface roughness [Laser Alignment Modeling Using Rigorous Numerical Solution]. This paper will concentrate on how processing steps affect the alignment signal behavior.
2 Normah Ahmad et al. / Effect of alignment mark depth on alignment Previous work by [Experimental and simulation studies of alignment marks] stated that alignment signal is a strong function of trench depth. From [Segmented Alignment Mark Optimization and Signal Strength Enhancement for Deep Trench Process], for a rectangular grating profile, the intensity is given by; I πr = sin ( ) I R π r + 1 sin α ( ) (1) where I: the incident radiation intensity R: the reflection coefficient. r: the ratio between area of the higher and lower lines of the phase grating. α: optical phase difference between light reflected from the higher and lower lines of the grating. Besides the perfection of alignment system, stray light can leak into the alignment system. If the mark depth is small, or the duty cycle is low, the relationship between the alignment signal intensity and the stray light intensity becomes critical. Too much stray light in the alignment system leads to unreliable alignment results. To small mark depth also makes the alignment mark visibility is lesser. Reducing the visibility weakens alignment signal strength, increases the probability of overlay error, alignment system failure, and rework [Optical Flatness and Alignment Mark Contrast in Highly Planar Technologies]. The behavior of alignment signal over a range of mark depth is depended on the laser wavelength. Theoretically, a reduction in signal strength occurred when the alignment mark depth value is in range of multiple lambda/ [Experimental and Simulation Studies of alignment mark]. According physics theory; this is a point where a destructive interference occurred. ALIGNMENT MARK FORMATION FOR CONTACT LAYER (CONTACT MARK) Alignment mark is printed on the wafer. This means that it is going through exactly the same process as the rest of the circuit structure. The first step in order to produce a contact structure is to deposit oxide material at certain required thickness. Since the deposition process does not produce a flat surface, hence, planarization process is required. Then, the oxide material will go through a
3 Journal of Engineering Research and Education Vol. 5 () 7- patterning and etch process to produce the desired shape. Figure 1 illustrate the post lithography and etch process alignment mark. Figure 1. Post lithography and etch contact alignment mark. After that, tungsten material will be deposited. Tungsten material has to be completely removed from oxide upper surface. Tungsten is removed through chemical mechanical planarization (CMP) process. Contact hole will be completely filled by tungsten due to its small feature size. However, alignment mark trench won t be completely filled since its trench size is much larger than the tungsten deposition thickness (Figure ). Figure 3 illustrates the alignment mark profile after tungsten planarization process. Figure. Alignment Mark Profile after Tungsten Deposition. Figure 3. Post Tungsten CMP Profile. 9
4 Normah Ahmad et al. / Effect of alignment mark depth on alignment Finally, metal/aluminum layer will be deposited on the existing structure through physical deposition process (PVD). Usually, the asymmetric profile becomes significant after this process. Figure shows the possible profile after metal layer is deposited. This is final profile of contact alignment mark. The reflected signal behavior during metal1 layer alignment depends on this profile Figure. Post Aluminum/Metal Layer Deposition Profile From description above, alignment mark depth variation is influenced by final oxide thickness, tungsten deposition thickness, and tungsten planarization time. RESEARCH METHODOLOGY Based from the conclusion of the previous section, an experiment was designed in order to investigate how various processing steps affect the alignment mark depth and eventually alignment signal performance. Each of the alignment mark will be evaluated for each particular condition. Split Table 1. Process Split based from DOE Final ILD CMP Thickness Tungsten Deposition Thickness Tungsten Planarization Time A 9 3 B 7 C D 7 3 E 7 F 7 3 G 9 3 H 9 I 9 1
5 Journal of Engineering Research and Education Vol. 5 () 7- Oxide measurement will be measured right after ILD planarization and after tungsten planarization process. This measurement is important so that the theoretical alignment mark depth can be calculated. In this experiment, three main types of alignment mark were used which are AH3, AH53, and AH7. Please refer to table for the details of alignment mark used in this experiment. Alignment signal strength behavior is represented by Wafer Quality () parameters. Table. Alignment Mark Type and their optimized light order recipe Mark Type Subtype Architecture Optimized light Recipe Type AH3 AH3-CON-PRI No Poly Block AH3-CONPLB-PRI Poly Block Third Order Light AH53-CON-PRI No Poly Block AH53-CONPLB-PRI Poly Block AH53 AH53-CVV-NPLB No Poly Block Fifth order Light AH53-CVV-SCR Poly Block AH53S-CVV-SCR Poly Block AH7-CON-PRI No Poly Block AH7 AH7-CONPLB-PRI Poly Block AH7-CVV-SCR Poly Block Seventh Order Light AH7DC-CVV Poly Block RESULT AND DISCUSSION Alignment mark is a reflected diffraction grating structure. Hence, the signal behavior generated by alignment mark follows the diffraction rules. Equation 1 suggest that there have four factors may affect the reflected light intensity from alignment mark, which is incident radiation intensity, the reflection coefficient, the ratio between area of the higher and lower lines of the phase grating, and optical phase difference between light reflected from the higher and lower lines of the grating. The optical phase is interpreted as alignment mark depth (Figure 5). 11
6 Normah Ahmad et al. / Effect of alignment mark depth on alignment Figure 5. Cross sectional view of alignment mark. Yellow mark shows an alignment mark depth. In this work, alignment mark depth is calculated based from oxide/metal stacking. (a) (b) Figure. Alignment Mark Structure (a) Poly Block Alignment Mark Structure (b) No Poly Block Alignment Mark Structure. Depending on whether the alignment mark structure consists of poly block or not (refer to Figure 7 for stacking details), the alignment mark depth is calculated based from equation and equation 3. 1
7 Journal of Engineering Research and Education Vol. 5 () 7- Theoretical Alignment Mark Depth = Final Oxide Thickness (post CMP Inter Layer Dielectric (ILD)/Inter Layer Metal (IMD) Tungsten Deposition Oxide Loss during Tungsten CMP Poly Block Thickness (if exist) () Oxide Loss during Tungsten CMP = Final Oxide Thickness (post CMP Inter Layer Dielectric (ILD/Inter Layer Metal (IMD) Final Oxide Thickness after Tungsten CMP (3) (a) (b) Figure 7. AH3 Alignment Mark Type vs. Mark Depth. (a) AH3-CON-PRI (b) AH3 CONPLB-PRI. 13
8 Normah Ahmad et al. / Effect of alignment mark depth on alignment (a) (b) (c) 1
9 Journal of Engineering Research and Education Vol. 5 () (d) (e) Figure. AH53 Alignment Mark Type vs. Alignment Mark Depth (a) AH53-CON-PRI (b) AH53-CONPLB-PRI (c) AH53-CVV-NPLB (d) AH53-CVV-SCR (e) AH53S- CVV-SCR 15
10 Normah Ahmad et al. / Effect of alignment mark depth on alignment (a) (b) (c) 1
11 Journal of Engineering Research and Education Vol. 5 () (d) Figure 9. AH7 Alignment Mark Type vs. Alignment Mark Depth (a) AH7-CON-PRI (b) AH7-CONPLB-PRI (c) AH7-CVV-SCR (d) AH7DC-CVV Figure 7 shows the signal strength trend for AH3 mark plotted with respect to theoretical alignment mark depth. Basically, there is no trend over the alignment mark depth variation for both AH3 mark since the signal strength is almost zero. Excluding AH53-CONPLB-PRI and AH53-CVV-SCR mark, the rest of the AH53 alignment mark shows a signal variation trend as the alignment mark depth also varied (Figure ). From t-test, their signal variations are significant. Even though there is a significant difference signal variation for AH53-CVV-SCR as shown in Figure 7d, there is no physical trend observed on the Figure 7d graph. From Figure, all AH7 mark type except AH7-CVV-SCR shows a significant signal variation (From t-test) with respect to the alignment mark depth variation. AH7-CVV-SCR mark have an overall zero signal strength throughout the mark depth variation. 17
12 Normah Ahmad et al. / Effect of alignment mark depth on alignment Table 3.Theoretical Alignment Mark Depth where the signal starts to degraded/increasing compared to signals at other mark depth. at Alignment Mark Type point where alignment signal degraded/increasing AH3-CON-PRI - AH3 CONPLB-PRI - AH53-CON-PRI AH53-CONPLB-PRI - AH53-CVV-NPLB AH53-CVV-SCR - AH53S-CVV-SCR AH7-CON-PRI AH7-CONPLB-PRI AH7-CVV-SCR - AH7DC-CVV Generally, the alignment signals starts to degrade at 913Å to 519Å range and 913Å 37 Å (Table 3). All mark given in Table 3 is only theoretical values calculated based from process stacking. More or less, this behavior are truly reflected the actual situation during alignment. CONCLUSION From the results, there is a degradation of signal strength over a range of alignment mark depth. Unfortunately, alignment mark depth could not be controlled since it is dependent on process characteristics such as oxide thickness and over polish time. This parameter cannot be simply changed since it may impact the overall production yield. The best that can be done is to find a selection of alignment mark, which is less sensitive to the alignment mark depth variation. ACKNOWLEDGEMENT The authors would like to thanks Silterra (M) Sdn Bhd and their employees for supporting this research 1
13 Journal of Engineering Research and Education Vol. 5 () 7- REFERENCES [1] Christopher Palmer, Diffraction Grating Handbook, Thermo RGL Grating Lab. [] Levinson, H. J. (1). Principles of Lithography SPIE Press. pg 1-3 [3] ASML. (1999) ATHENA Knowledge Sharing, Application Note, pg. [] Yuanting Cui, A. S., Sean Louks. (). Fine Tune W-CMP Process with Alingment Mark Selection for Optimal Metal Layer and Yield Benefits. Paper presented at the SPIE [5] ASML. () Process Effects on Alignment: Tungsten CMP/Aluminum PVD, Application Note, pg [] Diffraction; Thin Film Interference (1999). from http//physics.bu.edu. [7] Trench Filling by Physical Vapor Deposition (). from [] Jamas R. Sheats, B. W. S. (199). Microlithography, Science and Technology. Marcel Dekker Inc. [9] S. Wolf, R. N. T. (). Silicon Processing for the VLSI Era Volume 1- Process Technology (nd Edition ed.): Lattice Press. [1] Pantazis Mairoulis, J. M. D. (199). Geogmetrical Optics and Optical Design Oxford University Press. [11] Rouchouze, E., Darracq, Jean Micheal, Gemen, Jack (1997). CMP- Compatible [1] Alignment Strategy Paper presented at the SPIE. [1] Thomas V. Pisto, R. J. S. (). Rigorous Electromagnetic Simulation of Stepper Alignment. 19
14 Normah Ahmad et al. / Effect of alignment mark depth on alignment
Advances in Process Overlay - ATHENA Alignment System Performance on Critical Process Layers
Advances in Process Overlay - ATHENA Alignment System Performance on Critical Process Layers David Laidler 1, Henry Megens 2, Sanjay Lalbahadoersing 2, Richard van Haren 2, Frank Bornebroek 2 1 IMEC, Kapeldreef
More informationReview of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
More informationMore on VLSI Fabrication Technologies. Emanuele Baravelli
More on VLSI Fabrication Technologies Emanuele Baravelli Some more details on: 1. VLSI meaning 2. p-si epitaxial layer 3. Lithography 4. Metallization 5. Process timings What does VLSI mean, by the way?
More informationLect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
More informationModeling of Local Oxidation Processes
Introduction Isolation Processes in the VLSI Technology Main Aspects of LOCOS simulation Athena Oxidation Models Several Examples of LOCOS structures Calibration of LOCOS effects using VWF Field Oxide
More informationCopper Interconnect Technology
Tapan Gupta Copper Interconnect Technology i Springer Contents 1 Introduction 1 1.1 Trends and Challenges 2 1.2 Physical Limits and Search for New Materials 5 1.3 Challenges 6 1.4 Choice of Materials 7
More informationNonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley
Nonplanar Metallization Planar Metallization Passivation Metal 5 (copper) Metal 3 (copper) Interlevel dielectric (ILD) Via (tungsten) Metal 1 (copper) Tungsten Plug to Si Silicon Caps and Plugs oxide oxide
More informationPhotoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller Webpage: http://www.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION doi:.38/nphoton..7 Supplementary Information On-chip optical isolation in monolithically integrated nonreciprocal optical resonators Lei Bi *, Juejun Hu, Peng Jiang, Dong Hun
More informationSemiconductor Technology
Semiconductor Technology from A to Z Oxidation www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Oxidation 1 1.1 Overview..................................... 1 1.1.1 Application...............................
More informationCS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing
CS/ECE 5710/6710 CMOS Processing Addison-Wesley N-type Transistor D G +Vgs + Vds S N-type from the top i electrons - Diffusion Mask Mask for just the diffused regions Top view shows patterns that make
More informationECE321 Electronics I
ECE321 Electronics I Lecture 19: CMOS Fabrication Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 Miller Effect Interconnect
More informationLow-cost, deterministic quasi-periodic photonic structures for light trapping in thin film silicon solar cells
Low-cost, deterministic quasi-periodic photonic structures for light trapping in thin film silicon solar cells The MIT Faculty has made this article openly available. Please share how this access benefits
More information9/4/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter II CMOS Manufacturing Process 1 Dual-Well Trench-Isolated CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 p-well poly n-well SiO 2 n+ p-epi p+ p+ 2 Schematic Layout
More informationHybrid BARC approaches for FEOL and BEOL integration
Hybrid BARC approaches for FEOL and BEOL integration Willie Perez a, Stephen Turner a, Nick Brakensiek a, Lynne Mills b, Larry Wilson b, Paul Popa b a Brewer Science, Inc., 241 Brewer Dr., Rolla, MO 6541
More informationEUV Transmission Lens Design and Manufacturing Method
1 EUV Transmission Lens Design and Manufacturing Method Kenneth C. Johnson kjinnovation@earthlink.net 7/16/2018 http://vixra.org/abs/1807.0188 Abstract This paper outlines a design for an EUV transmission
More informationExperiment 2b X-Ray Diffraction* Optical Diffraction Experiments
* Experiment 2b X-Ray Diffraction* Adapted from Teaching General Chemistry: A Materials Science Companion by A. B. Ellis et al.: ACS, Washington, DC (1993). Introduction Inorganic chemists, physicists,
More informationUnderstanding. Brewer Science
Understanding ARC Products General ARC Presentation: Slide #1 Overview Anti-reflective coating introduction Types of anti-reflective coating Advantages to anti-reflective coatings Advantages to bottom
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationIn-situ Metrology for Deep Ultraviolet Lithography Process Control
In-situ Metrology for Deep Ultraviolet Lithography Process Control Nickhil Jakatdar 1, Xinhui Niu, John Musacchio, Costas J. Spanos Dept. of Electrical Engineering and Computer Sciences, University of
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationEUV Transmission Lens Design and Manufacturing Method
1 EUV Transmission Lens Design and Manufacturing Method Kenneth C. Johnson kjinnovation@earthlink.net 7/9/2018 Abstract This paper outlines a design for an EUV transmission lens comprising blazed, phase-
More informationW Metallization in a 3-D Memory
W Metallization in a 3-D Memory December 8, 2005 Michael Konevecki, Usha Raghuram, Victoria Eckert, Vance Dunton, Brad Herner & Steve Radigan 3-D Memory Cells Matrix memory cells consist of a memory element
More informationMicrostructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley
Microstructure of Electronic Materials Amorphous materials Single-Crystal Material 1 The Si Atom The Si Crystal diamond structure High-performance semiconductor devices require defect-free crystals 2 Crystallographic
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO
More informationChallenges and Future Directions of Laser Fuse Processing in Memory Repair
Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.
More informationFESEM Analysis of BPSG Films After Reflow
Chiang Mai J. Sci. 2007; 34(1) 35 Chiang Mai J. Sci. 2007; 34(1) : 35-46 www.science.cmu.ac.th/journal-science/josci.html Contributed Paper FESEM Analysis of BPSG Films After Reflow Uda Hashim*, Nik H.N.
More informationProceedings of the 2016 International Conference on Industrial Engineering and Operations Management Kuala Lumpur, Malaysia, March 8-10, 2016
Copper Sheet Resistance characteristics in the production staging time limitation study between Copper Seed and Copper Electroplating in Semiconductor Wafer manufacturing Anuar Fadzil Ahmad Department
More informationLecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:
EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie SOI Micromachining Agenda: SOI Micromachining SOI MUMPs Multi-level structures Lecture 5 Silicon-on-Insulator Microstructures Single-crystal
More informationEnabling Technology in Thin Wafer Dicing
Enabling Technology in Thin Wafer Dicing Jeroen van Borkulo, Rogier Evertsen, Rene Hendriks, ALSI, platinawerf 2G, 6641TL Beuningen Netherlands Abstract Driven by IC packaging and performance requirements,
More informationKrF Excimer Laser Micromachining of Silicon for Micro- Cantilever Applications
OPEN ACCESS Conference Proceedings Paper Sensors and Applications www.mdpi.com/journal/sensors KrF Excimer Laser Micromachining of Silicon for Micro- Cantilever Applications A.F.M. Anuar 1*, Y. Wahab,
More informationIC/MEMS Fabrication - Outline. Fabrication
IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching Fabrication IC Fabrication Deposition Spin Casting PVD physical vapor deposition
More informationMicro- and Nano-Technology... for Optics
Micro- and Nano-Technology...... for Optics 3.2 Lithography U.D. Zeitner Fraunhofer Institut für Angewandte Optik und Feinmechanik Jena Electron Beam Column electron gun beam on/of control magnetic deflection
More informationCMOS Manufacturing process. Design rule set
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
More informationDepartment of Electrical Engineering. Jungli, Taiwan
Chapter 3 Fabrication of CMOS Integrated Circuits Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Background Outline The CMOS Process Flow Design Rules Latchup
More informationThin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high
Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high vacuum ~10-7 torr Removes residual gases eg oxygen from
More informationPATTERNING OF OXIDE THIN FILMS BY UV-LASER ABLATION
Journal of Optoelectronics and Advanced Materials Vol. 7, No. 3, June 2005, p. 1191-1195 Invited lecture PATTERNING OF OXIDE THIN FILMS BY UV-LASER ABLATION J. Ihlemann * Laser-Laboratorium Göttingen e.v.,
More informationMicrofabrication of Integrated Circuits
Microfabrication of Integrated Circuits OUTLINE History Basic Processes Implant; Oxidation; Photolithography; Masks Layout and Process Flow Device Cross Section Evolution Lecture 38, 12/05/05 Reading This
More informationComplexity of IC Metallization. Early 21 st Century IC Technology
EECS 42 Introduction to Digital Electronics Lecture # 25 Microfabrication Handout of This Lecture. Today: how are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other
More informationProgress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald
Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing E.A. (Gene) Fitzgerald M.J. Mori, C.L.Dohrman, K. Chilukuri MIT Cambridge, MA USA Funding: MARCO IFC and Army
More informationDeposition Technologies for >500GB/in 2 and HAMR Write Heads PMR
Deposition Technologies for >500GB/in 2 and HAMR Write Heads PMR Outline Background New technologies for PMR pole deposition Optical films for HAMR write heads Summary 2 Background Technology Roadmap 2009
More informationModeling Of A Diffraction Grating Coupled Waveguide Based Biosensor For Microfluidic Applications Yixuan Wu* 1, Mark L. Adams 1 1
Modeling Of A Diffraction Grating Coupled Waveguide Based Biosensor For Microfluidic Applications Yixuan Wu* 1, Mark L. Adams 1 1 Auburn University *yzw0040@auburn.edu Abstract: A diffraction grating coupled
More informationTrench Structure Improvement of Thermo-Optic Waveguides
International Journal of Applied Science and Engineering 2007. 5, 1: 1-5 Trench Structure Improvement of Thermo-Optic Waveguides Fang-Lin Chao * Chaoyang University of Technology, Wufong, Taichung County
More informationIntroduction to Lithography
Introduction to Lithography G. D. Hutcheson, et al., Scientific American, 290, 76 (2004). Moore s Law Intel Co-Founder Gordon E. Moore Cramming More Components Onto Integrated Circuits Author: Gordon E.
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationDesign and fabrication of ultrathin silicon-nitride membranes for use in UV-visible airgap-based MEMS optical filters
Journal of Physics: Conference Series PAPER OPEN ACCESS Design and fabrication of ultrathin silicon-nitride membranes for use in UV-visible airgap-based MEMS optical filters To cite this article: Mohammadamir
More informationFABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS
AND FABRICATION ENGINEERING ATTHE MICRO- NANOSCALE Fourth Edition STEPHEN A. CAMPBELL University of Minnesota New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Preface xiii prrt i OVERVIEW AND MATERIALS
More informationNanotechnology makes brighter LED s. Michael P.C. Watts
Nanotechnology makes brighter LED s Michael P.C. Watts www.impattern.com Outline Why are LED s such a big deal? Brightness; lumens per watt & lumens per dollar Applications How does nanotechnology help?
More informationVLSI Design and Simulation
VLSI Design and Simulation CMOS Processing Technology Topics CMOS Processing Technology Semiconductor Processing How do we make a transistor? Fabrication Process Wafer Processing Silicon single crystal
More informationIC Fabrication Technology Part III Devices in Semiconductor Processes
EE 330 Lecture 10 IC Fabrication Technology Part III Metalization and Interconnects Parasitic Capacitances Back-end Processes Devices in Semiconductor Processes Resistors Diodes Review from Last Lecture
More informationLecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther
EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation
More informationThin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material
Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material on any substrate (in principal) Start with pumping down
More informationA Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process
Chapter 3 A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process 3.1 Introduction Low-temperature poly-si (LTPS) TFTs
More informationDeep-etched fused silica grating as a (de)multiplexer for DWDM application at the wavelength of 1.55µm
Deep-etched fused silica grating as a (de)multiplexer for DWDM application at the wavelength of 1.55µm Yanyan Zhang*, Changhe Zhou, Huayi Ru, Shunquan Wang Shanghai Institute of Optics and Fine Mechanics,
More informationCSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 5: Fabrication processes
CSCI 4974 / 6974 Hardware Reverse Engineering Lecture 5: Fabrication processes QUIZ 3: CMOS layout Quiz Discussion Rationale If you know how something is put together, you can figure out how to take it
More informationPROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS
Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion
EE 330 Lecture 8 IC Fabrication Technology Part II?? - Masking - Photolithography - Deposition - Etching - Diffusion Review from Last Time Technology Files Provide Information About Process Process Flow
More informationWe are moving to 155 Donner Lab From Thursday, Feb 2 We will be able to accommodate everyone!
-Spring 006 Digital Integrated Circuits Lecture 4 CMOS Manufacturing Process Design Rules EECS141 1 Good News! We are moving to 155 Donner Lab From Thursday, Feb We will be able to accommodate everyone!
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication
More informationManufacturing Process
CMOS Manufacturing Process CMOS Process 1 A Modern CMOS Process gate-oxide TiSi AlCu Tungsten SiO n+ p-well p-epi poly n-well p+ SiO p+ Dual-Well Trench-Isolated CMOS Process Circuit Under Design V DD
More informationOptimization of Water based Optical Filter for Concentrated Crystalline Si PV/T System - A Theoretical Approach
Research Article International Journal of Current Engineering and Technology E-ISSN 2277 46, P-ISSN 2347-56 24 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet Optimization
More informationRadiation Tolerant Isolation Technology
Radiation Tolerant Isolation Technology Background The following contains a brief description of isolation technologies used for radiation hardened integrated circuits. The technologies mentioned are junction
More informationCMOS Manufacturing Process
CMOS Manufacturing Process CMOS Process A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 n+ p-well p-epi poly n-well p+ SiO 2 p+ Dual-Well Trench-Isolated CMOS Process Circuit Under Design V
More informationCMOS Processing Technology
CHAPTER 2 CMOS Processing Technology Outline 2 1. CMOS Technologies 2. Layout Design Rules 3. CMOS Process Enhancements 4. Technology-related CAD Issues 5. Manufacturing Issues CMOS Technologies 3 n-well
More informationAmorphous and Polycrystalline Thin-Film Transistors
Part I Amorphous and Polycrystalline Thin-Film Transistors HYBRID AMORPHOUS AND POLYCRYSTALLINE SILICON DEVICES FOR LARGE-AREA ELECTRONICS P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, Xerox
More informationEE 330 Lecture 9. IC Fabrication Technology Part 2
EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this
More informationCMOS Processing Technology
CHAPTER 2 CMOS Processing Technology Outline 2 1. CMOS Technologies 2. Layout Design Rules 3. CMOS Process Enhancements 4. Technology-related CAD Issues 5. Manufacturing Issues CMOS Technologies 3 n-well
More informationSynthesis and Characterization of Zinc Iron Sulphide (ZnFeS) Of Varying Zinc Ion Concentration
International Journal of Science and Technology Volume 5 No. 5, May, 2016 Synthesis and Characterization of Zinc Iron Sulphide (ZnFeS) Of Varying Zinc Ion Concentration I. B. Obasi 1 and J. C. Osuwa 2
More informationthe surface of a wafer, usually silicone. In this process, an oxidizing agent diffuses into the wafer
Analysis of Oxide Thickness Measurement Techniques of SiO2: Nanometrics Nanospec Reflectometer and Color Chart Eman Mousa Alhajji North Carolina State University Department of Materials Science and Engineering
More informationCMP Applications and Issues Part 3
CMP Applications and Issues Part 3 By Christopher Henderson This is the third and final part in a series on Chemical Mechanical Polishing (CMP) applications and issues. An important aspect of CMP is end
More informationAdvanced Metrology for Copper/Low-k Interconnects
Advanced Metrology for Copper/Low-k Interconnects Executive Summary The semiconductor industry s continued push to reduce feature size and increase circuit speed has resulted in a global race to reinvent
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More information1
Analog Chip CAD design tools Process technology Physical layout with L-Edit Neuromorphic Engineering 2 Lecture 3 Cadence Virtuoso Composer XL Schematic editor Cadence Virtuoso Layout XL Layout editor Mentor
More informationLecture 1A: Manufacturing& Layout
Introduction to CMOS VLSI Design Lecture 1A: Manufacturing& Layout David Harris Harvey Mudd College Spring 2004 Steven Levitan Fall 2008 1 The Manufacturing Process For a great tour through the IC manufacturing
More informationSingle-digit-resolution nanopatterning with. extreme ultraviolet light for the 2.5 nm. technology node and beyond
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 205 Supplementary Information for: Single-digit-resolution nanopatterning with extreme ultraviolet
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects
EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type
More informationManufacturing Process
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Manufacturing Process July 30, 2002 1 CMOS Process 2 A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten
More informationVLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris
VLSI Lecture 1 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University Based on slides of David Money Harris Goals of This Course Learn the principles of VLSI design Learn to design
More informationSimultaneous measurement of six layers in a silicon on insulator film stack using spectrophotometry and beam profile reflectometry
Simultaneous measurement of six layers in a silicon on insulator film stack using spectrophotometry and beam profile reflectometry J. M. Leng, J. J. Sidorowich, Y. D. Yoon, J. Opsal, B. H. Lee et al. Citation:
More informationLecture Day 2 Deposition
Deposition Lecture Day 2 Deposition PVD - Physical Vapor Deposition E-beam Evaporation Thermal Evaporation (wire feed vs boat) Sputtering CVD - Chemical Vapor Deposition PECVD LPCVD MVD ALD MBE Plating
More informationProperties of Inverse Opal Photonic Crystals Grown By Atomic Layer Deposition
Properties of Inverse Opal Photonic Crystals Grown By Atomic Layer Deposition J.S. King 1, C. W. Neff 1, W. Park 2, D. Morton 3, E. Forsythe 3, S. Blomquist 3, and C. J. Summers 1 (1) School of Materials
More informationATOMIC LAYER DEPOSITION FOR PHOTONIC CRYSTAL DEVICES
ATOMIC LAYER DEPOSITION FOR PHOTONIC CRYSTAL DEVICES E. Graugnard, J. S. King, D. Heineman, and C. J. Summers School of Materials Science and Engineering, Georgia Institute of Technology, Atlanta, GA,
More informationOptical Coatings. Photonics 4 Luxury Coatings , Genève. Dr. Andreas Bächli Head of Optical Coatings at RhySearch, Buchs (SG)
Optical Coatings Photonics 4 Luxury Coatings 21.06.2017, Genève Dr. Andreas Bächli Head of Optical Coatings at RhySearch, Buchs (SG) RhySearch The Research- and Innovation Center in the Rhine Valley RhySearch
More informationBOROFLOAT & Glass Wafers: A Union of Inspiration & Quality
Home Tech SCHOTT North America, Inc. 553 Shepherdsville Road Louisville, KY 4228 USA Phone: +1 (52) 657-4417 Fax: +1 (52) 966-4976 Email: borofloat@us.schott.com www.us.schott.com/borofloat/wafer BOROFLOAT
More informationDielectric II-VI and IV-VI Metal Chalcogenide Thin Films in Hollow Glass Waveguides (HGWs) for Infrared Spectroscopy and Laser Delivery
Dielectric II-VI and IV-VI Metal Chalcogenide Thin Films in Hollow Glass Waveguides (HGWs) for Infrared Spectroscopy and Laser Delivery Carlos M. Bledt * a, Daniel V. Kopp a, and James A. Harrington a
More informationFIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON
FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON Maxim Fadel and Edgar Voges University of Dortmund, High Frequency Institute, Friedrich-Woehler Weg 4, 44227 Dortmund, Germany ABSTRACT
More informationA Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts*
A Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts* Raymond R. Jin, Jeffrey David, Bob Abbassi, Tom Osterheld, Fritz Redeker Applied Materials, 3111 Coronado Drive, M/S
More informationTest Patterns for Chemical Mechanical Polish Characterization
Dobek S: CMP Characterization 15th Annual Microelectronic Engineering Conference, 1997 Test Patterns for Chemical Mechanical Polish Characterization Stanley 3. Dobek Senior Microelectronic Engineering
More informationECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Manufacturing Process July 0, 00 1 CMOS Process 1 A Modern CMOS Process gate-oxide TiSi AlCu Tungsten
More informationIsolation Technology. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
More informationChapter 3 Basic Crystallography and Electron Diffraction from Crystals. Lecture 9. Chapter 3 CHEM Fall, L. Ma
Chapter 3 Basic Crystallography and Electron Diffraction from Crystals Lecture 9 Outline The geometry of electron diffraction Crystallography Kinetic Theory of Electron diffraction Diffraction from crystals
More informationEE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:
INSTRUCTIONS Read all of the instructions and all of the questions before beginning the exam. There are 5 problems on this Final Exam, totaling 143 points. The tentative credit for each part is given to
More informationAmorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass
Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass Devin A. Mourey, Randy L. Hoffman, Sean M. Garner *, Arliena Holm, Brad Benson, Gregg Combs, James E. Abbott, Xinghua Li*,
More informationThe History & Future of
The History & Future of CMP CMPUG July 2008 Karey Holland, Ph.D. kholland@nexplanar.com Ken Cadien, Ph.D. University of Alberta kcadien@ualberta.ca http://www.nexplanar.com http://www.ualberta.ca/ Outline
More informationTechnology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS
INTRODUCTION TO Semiconductor Manufacturing Technology SECOND EDITION Hong Xiao TECHNISCHE INFORMATIONSBiBUOTHEK UNIVERSITATSBIBLIOTHEK HANNOVER SPIE PRESS Bellingham,Washington USA Contents Preface to
More informationTailorable BARC system to provide optimum solutions for various substrates in immersion lithography
Tailorable BARC system to provide optimum solutions for various substrates in immersion lithography Michael Swope, Vandana Krishnamurthy, Zhimin Zhu, Daniel Sullivan, Sean Simmons, Chris Cox, Randy Bennett,
More informationExam 1 Friday Sept 22
Exam 1 Friday Sept 22 Students may bring 1 page of notes Next weeks HW assignment due on Wed Sept 20 at beginning of class No 5:00 p.m extension so solutions can be posted Those with special accommodation
More informationApplication of Taguchi Method in Optimization of Gate Oxide and Silicide Thickness for 45nm NMOS Device
International Journal of Engineering & Technology IJET-IJENS Vol:09 No:10 72 Application of Taguchi Method in Optimization of Gate Oxide and Silicide Thickness for 45nm NMOS Device Fauziyah Salehuddin
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More information