Cleaning silicon wafers with an argon/nitrogen cryogenic aerosol process

Size: px
Start display at page:

Download "Cleaning silicon wafers with an argon/nitrogen cryogenic aerosol process"

Transcription

1 TECH FOCUS - GREEN & CLEAN Cleaning silicon wafers with an argon/nitrogen cryogenic aerosol process James F. Weygand, Nat Narayanswami, and Daniel J. Syverson, FSI International As IC processing technology becomes increasingly complex, circuits are becoming more sensitive to particles, residues, and damage from wet cleaning processes. There are inherent tradeoffs involved in wet chemical cleaning. Sulfuric-peroxide baths dissolve organic particles effectively, yet they leave sulfur residues and will not react with inorganic particles. A common megasonic cleaning solution, SC-1, oxidizes and etches device layers in order to lift off contaminants. Thin gate oxides are becoming increasingly susceptible to such chemical attack. At the same time, wafer size is increasing, making it more difficult to effectively rinse and dry wafers. In an effort to deal with some of the limitations of wet cleaning, a recently commercialized CryoKinetic system (Aries, FSI International, Chaska, MN) offers an alternative cleaning method. Aerosol cleaning differs from other cleaning processes because it: Avoids the use of surface-modifying reactive chemicals. Does not require undesirable, solvent-based cleaning solutions. Requires no rinsing and drying, thus eliminating potential water spots. Uses only inert nitrogen and argon gases to clean. These attributes could allow process engineers to use aerosol cleaning throughout the process line. Since its introduction, the aerosol process has addressed contamination control in etch, deposition, and other applications (see Table I). Application Point Technology Insertion Purpose Wet Clean Replacement Dielectric etch DRAM, logic Scrap reduction Yes Sputter deposition DRAM Yield No Gate metal silicides DRAM Reliability Yes Metal etch Advanced logic Yield Yes Via etch DRAM, Yield Yes micromagazine.fabtech.org/archive/97/04/wegland.html 1/11

2 logic LPCVD deposition DRAM Yield No Electrical probe Logic Yield Yes Table I: Current applications of aerosol cleaning in manufacturing lines. The argon/nitrogen (Ar/N 2 ) aerosol successfully removes a wide variety of contaminants, including particles embedded in deposited films, reactor flakes, and etching residues. Because of the aerosol's chemically inert nature, it can be applied almost randomly to defect-prone areas. Much research has been conducted on understanding the effects of aerosol cleaning, with development work under way that focuses on other defect elimination and yield enhancement areas. Development of Aerosol Cleaning Researchers at IBM's T. J. Watson Research Center (Yorktown Heights, NY) looked at cleaning methods for silicon wafers that would be chemical-free and compatible with integrated processing in cluster tools, with the Ar/N 2 aerosol cleaning technology resulting from a collaboration with Air Products and Chemicals. 1,2 A prototype tool was eventually built. To produce manufacturing-ready aerosol cleaning systems, IBM licensed the technology to FSI International, which refined the original design and offers the aerosol cleaning system to all chipmakers. 3 This article describes the process and tool setup of the Aries system as well as results from various cleaning experiments. Process Description Figure 1 shows a simple block diagram of the tool. The aerosol clean process starts with argon and nitrogen gas. The volume of each gas is controlled individually by mass-flow controllers, and the gases are then mixed before entering the cryogenic chiller. The cryogenic chiller is a liquid nitrogen heat exchanger that cools the gas mixture to cryogenic temperatures. This cooled mixture flows to an injection nozzle, then is injected into the cleaning chamber through an array of nozzle holes. Expansion of the gas into the vacuum chamber, which is controlled at a partial vacuum of torr, causes further cooling. This leads to the formation of frozen crystals as the gas temperature drops below 84 K, the triple point for argon (the point where the gas, liquid, and solid phases can coexist). Nitrogen in the gas mixture permits higher expansion ratios, increasing the cooling of the mixture without increasing argon usage. It also acts as a diluent for the argon. This provides a means for controlling argon particle size and kinetic energy. 1 micromagazine.fabtech.org/archive/97/04/wegland.html 2/11

3 Figure 1: Simplified block diagram of CryoKinetic cleaning system. The wafer passes under the nozzle and is sprayed with an aerosol consisting of the Ar/N 2 mixture and argon ice crystals. The injector nozzle angle of incidence can be adjusted to optimize cleaning of high-aspect features. The intensity of the aerosol, energy, and size of the ice crystals are controlled by total gas flow, the ratio of argon to nitrogen, gas temperature, and chamber pressure. During the cleaning process, the chamber pressure is maintained at torr to prevent particles from settling in the chamber. The high-flow gas sweeps ice crystals out of the process chamber and into a heated pumping line where they are sublimated. Following cleaning, the chamber is pumped to base pressure, and any remaining gas is pumped out of the chamber. In the event a cleaning module is integrated into some other platform, the pressure would be equalized to the pressure of the host platform. Cleaning Mechanism The aerosol cleaning mechanism consists of argon ice crystals, cryogenic temperatures, and a high flow of argon and nitrogen gas. All three elements have a role in the cleaning process, although the importance of each is relative to what is being cleaned. The most important element, though, is the argon ice. These ice crystals can reach the wafer through the boundary layer formed by the gas blowing across the surface. The crystals have enough energy to overcome the adhesion forces holding submicron-sized particles to the surface. They are also capable of breaking up and removing residues or contaminants left on the surface by wafer processing. The second element is the aerosol's cryogenic temperature. The extreme cold of the aerosol is believed to help separate dislodged contaminant particles from the surface through thermophoresis, which occurs when a particle, suspended in a gas with a temperature gradient, experiences motion toward the cooler region of the gas. The motion results in a net force on the particle caused by unequal momentum transfer from hot and cold gas molecules colliding with the particle. Since the gas adjacent to cold surfaces is cooler than in other regions, cold surfaces tend to attract particles, hot surfaces to repel them. During the wafer cleaning, the surface is initially hot relative to the aerosol stream. This temperature gradient decreases with processing time as the wafer gets colder. However, the wafer temperature does not fall below that of the flow stream, so a positive thermophoretic force is maintained on particles throughout the cleaning micromagazine.fabtech.org/archive/97/04/wegland.html 3/11

4 process. The positive force enhances particle suspension, helping to remove them from the wafer surface (see Figure 2). These thermophoretic forces also inhibit redeposition of particles on the surface. The chuck is heated to maintain a high temperature gradient between the wafer and the aerosol. The cryogenic temperatures also help break up sidewall etch residues and other contaminant films. The impact of temperature will be greatest where there is a large difference in thermal conductivity between the wafer surface and the unwanted residue. The largest effect would likely be in removing polymeric etch residues from conductive films, such as polysilicon or metal lines. Figure 2: The effect of temperature on particle suspension. The third element is the flow of gas across the wafer surface. The primary role of the gas is to clear away the contaminants that have been removed from the surface. The gas flow carries these particles and residues out of the chamber, where they can be removed by the system vacuum pump. The gas will also provide the force to remove supermicron particles from the wafer surface. The high gas flow prevents redeposition on the wafer surface. CryoKinetic Cleaning Results Aerosol cleaning has successfully removed several different types of particles and residues, including particles embedded in PVD films and postdeposition particulates. It is being used, either alone or in conjunction with other cleans, at multiple process steps to reduce defects and improve yield. Table II illustrates the effectiveness of the aerosol process in removing surface particulates. Silicon nitride contaminants were deposited on wafers and subjected to the CryoKinetic clean. The table plots removal efficiency versus particle diameter, and the results show that the aerosol process is effective over a wide range of particle sizes. Particle Size (µm) >5.0 Removal 96.5% 93.9% 98.5% 99.5% 97.7% micromagazine.fabtech.org/archive/97/04/wegland.html 4/11

5 efficiency Standard deviation ±0.4% ±1.0% ±0.1% ±0.1% ±0.6% Table II: Cleaning efficiency versus particle size. Another example of particle removal has been demonstrated on wafers contaminated by a metal-silicide PVD process. Reactor particles deposit during the metal-silicide sputtering process, with many of them embedding in the film. Figure 3 shows a comparison of the aerosol clean to two different wet cleans, a sulfuric peroxide clean and an ammonia peroxide clean. Each of the wet cleans removed about 2% of the particles, probably those residing on the surface of the film. The aerosol clean removed more than 50% of the particles, the majority of which were partially embedded in the film. Implementing the aerosol clean at this step led to significant yield. Figure 3: Comparison of partially embedded metal-silicide particle removal capabilities. Aerosol cleaning has also been used to remove reactive ion etch (RIE) residues, particularly after metal and polysilicon etch. Shrinking dimensions have created residues that are more difficult to remove with conventional methods. As a result, device manufacturers are very interested in alternative cleaning technologies that minimize the damage to metal films and underlying oxides. This is especially true for gate stack polysilicon etch, where the underlying oxide is the gate oxide itself. Figure 4: SEM image of polysilicon etch residue. micromagazine.fabtech.org/archive/97/04/wegland.html 5/11

6 Figure 5: SEM image of polysilicon lines after aerosol cleaning. Figures 4 and 5 are scanning electron microscope (SEM) photographs of aerosol cleaning after gate polysilicon etch and ash. Before cleaning (Figure 4), there were prominent etch residues or fences along the polysilicon sidewalls. These residues were completely removed by the aerosol clean. Figures 6 and 7 show the effect of the aerosol clean on etch residues along aluminum lines. In Figure 6 the postetch residues are evident; Figure 7 shows the complete removal of these residues. Figure 6: SEM image of aluminum etch residue. Figure 7: SEM image of aluminum lines after aerosol cleaning. A significant reliability issue faced by device manufacturers is post-rie metal corrosion. Figure 8 depicts corrosion on etched aluminum lines on a wafer that was etched and ashed but not cleaned. Figure 9 shows a wafer etched and ashed at the same time, but aerosol cleaned 24 hours later. Both SEMs were taken one week after etching. The absence of corrosion on the aerosol-cleaned wafer indicates that the aerosol clean has removed the corrosion source. micromagazine.fabtech.org/archive/97/04/wegland.html 6/11

7 Figure 8: SEM image of metal corrosion on aluminum lines on uncleaned wafer. Figure 9: SEM image of aerosol-cleaned metal lines showing no corrosion. A more subtle type of contamination has been found between metal conductors. Metal electrical test lines are arranged close to one another to measure intermetal shorting. Placing a voltage between the separate conductors should not produce any current flow. Figure 10 shows the results of such measurements taken on serpentine metal lines spaced 0.6 µm apart. Wafers 1 through 8 received the aerosol clean, and 9 through 16 received a standard wet clean. A very dramatic reduction in leakage current was seen on wafers cleaned with the aerosol cleaning process. This difference in leakage current was probably caused by surface films or residues not visible by SEM inspection. Figure 10: Graph of line-to-line current leakage for wafers processed using aerosol and wet cleans. Aerosol cleaning removes some contaminants better than others. The best results generally occur on particles with high profiles and low surface contact areas. Films that are more than several thousand angstroms thick can be removed with aerosol cleaning, although the processing time required to do so may make it impractical. The cryogenic temperatures of the aerosol can sometimes help break up films or reduce adhesive forces, making a difficult cleaning task less challenging. The aerosol clean is inherently versatile. For example, aerosol cleaning can be performed before or after ashing photoresist, or at some other intermediate step that may simplify micromagazine.fabtech.org/archive/97/04/wegland.html 7/11

8 contamination removal. Possible Side Effects Researchers have also investigated the possible side effects of aerosol cleaning. Particular attention has been given to patterned aluminum structures because they are thought to be the most sensitive to process-induced damage. Similar to the electrical test mentioned above, 0.6-µm serpentine lines were evaluated for changes in the individual line resistivity. Ideally, no change in resistance should occur if the line is not damaged. Figure 11 shows electrical test results for 16 wafers, half cleaned with the aerosol clean, the other half with a wet clean. Current levels were the same after the two processes, indicating that the aluminum structures were not damaged by either cleaning process. Figure 11: Graph showing aerosol cleaning did not cause any degradation of line resistance. Potential surface charging was also studied. Dielectric test structures with 100-Å gate oxide were tested for gate oxide integrity following an aerosol clean. Each wafer had 74 die with three large, antenna-ratio capacitors. The ratios of polysilicon to gate areas were 0.2 million, 1.0 million, and 10 million to 1, respectively. The yields listed in Table III are expressed as the percentage of die per wafer that exhibit leakage current <1 µa during a V ramp at 0.2 V/sec. No failures were detected, indicating no charge-induced damage to sensitive gate oxides. Sample Polysilicon: Gate Oxide Antenna Area 0.2 million:1 1.0 million: million:1 Control 100% 100% 100% Aerosol-cleaned wafer 100% 100% 100% Table III: Percent of chips per wafer with <1-µA leakage current in electrical tests of gate oxide integrity. Surface roughening effects on bare silicon wafers were assessed using atomic force microscopy (AFM). Wafers were subjected to multiple passes under the aerosol stream well in excess of normal operating conditions. The results shown in Figure 12 indicate that there was no surface roughening when the aerosol clean process was micromagazine.fabtech.org/archive/97/04/wegland.html 8/11

9 used. Figure 12: Surface roughness of bare silicon wafers treated to multiple aerosol passes. Sample Mean (Å) Std. Dev. (%) Min. (Å) Max. (Å) Control Control repeat Before clean After clean Table IV: Change in oxide film thickness and roughness after aerosol cleaning. Another measurement of potential surface damage is blanket oxide thickness after aerosol cleaning. Table IV contains the results of oxide-thickness measurements on two wafers. One wafer is a control and was measured twice to look at measurement repeatability, with the second wafer measured before and after aerosol cleaning. The results show that the aerosol clean produced no discernible change in oxide thickness or roughness. Cross-Contamination One must understand the possible cross-contamination effects of any cleaning procedure. Processing dirty wafers raises the concern that particulate debris can carry over to subsequent wafers in a sequential process. To understand this effect, particle changes were evaluated on clean wafers processed immediately after highly contaminated ones. Before cleaning was begun, the background contamination levels on the system were measured by processing clean monitor wafers. Figure 13 shows the range and average change on 200-mm wafers, with the data representing all particles >0.20 µm. As the results show, the system does not add any background contamination. micromagazine.fabtech.org/archive/97/04/wegland.html 9/11

10 Figure 13: Background particle data collected prior to cross-contamination experiments. The contaminated-wafer study was then conducted. Contaminated wafers used in this test were blank silicon wafers coated with photoresist and then partially ashed, so that about 90 95% of the original resist film was removed. There were three groups in the experiment. First, four baseline particle monitors were run, repeating the previous test. Second, one contaminated wafer was cleaned, followed by three particle monitors placed throughout the cassette in adjacent positions and separated by dummy wafers. Third, eight contaminated wafers were cleaned, followed by particle monitors as in Test 2. The results of this test, shown in Table V, indicate that there is no carryover of particles in the system. Test No. Avg. Preclean Avg. Postclean Avg. Delta Table V: Effect of process recipe and running contaminated wafers on particle adders from cryogenic cleaning. Conclusion The results of the various investigations demonstrate that aerosol cleaning can remove a wide range of contaminants found in semiconductor processing lines. The aerosol clean process uses no chemicals and appears to be safe for use in all areas of wafer processing. The vacuum nature of the process shows great potential for meeting future cleaning integration needs. Experiments designed to uncover side effects of the cleaning process indicate no degradation of sensitive structures, suggesting that the process can be readily inserted in a variety of steps in the semiconductor manufacturing process. Acknowledgments The authors want to thank the researchers at IBM's Advanced Semiconductor Technology Center in Hopewell Junction, NY, for providing much of the data and other information reported on in this article. References micromagazine.fabtech.org/archive/97/04/wegland.html 10/11

11 1. McDermott WT, Ockovic RC, Wu JJ, and Miller RJ, "Surface Cleaning by a Cryogenic Argon Aerosol," in Proceedings of 37th Annual Technical Meeting of the Institute of Environmental Sciences, Mount Prospect, IL, IES, pp , McDermott WT, Ockovic RC, Wu JJ, and Miller RJ, "Removing Submicron Surface Particles Using a Cryogenic Argon-Aerosol Technique," Microcontamination, 9(10):33 36, 94, 95, Wu JJ, Syverson D, Wagener T, and Weygand J, "Wafer Cleaning with Cryogenic Argon Aerosols," Semiconductor International, 19(9): , James F. Weygand joined FSI International, Chaska, MN, as an applications engineer in the company's surface conditioning division in He began his career at IBM in East Fishkill, NY, in 1967, then transferred to IBM's facility in Rochester, MN, in 1971 to help set up an IC engineering pilot line. Weygand held process engineering positions in photolithography, mask build and thin films, and process characterization in the Rochester IC line from 1971 to 1989, when he became engineering manager for the line. He has a BS in physics (1967) from Polytechnic Institute of Brooklyn, and MS degrees in electrical engineering (1981) and management of technology (1994) from the University of Minnesota. Nat Narayanswami, PhD, is a senior engineer in the analysis group at FSI International. He was a research associate at Tohoku University in Sendai, Japan, before joining the company in Narayanswami holds a PhD in mechanical and aerospace engineering (1992) from Rutgers University. He is a member of the American Society of Mechanical Engineers, American Physical Society, and American Institute of Aeronautics and Astronautics and has authored more than 15 published papers. (Narayanswami can be reached at 612/ ; , nnarayanswami@fsi-intl.com) Daniel J. Syverson is marketing technologist for single-wafer surface conditioning products at FSI International. He joined the company in 1985 as an applications engineer and was later promoted to applications and design engineering manager for vapor products. Syverson worked at Honeywell's solid state electronics center between 1979 and 1985, where he held various process engineering and development positions. He has an AAS in electronics technology from Brown Institute and is enrolled in the business management and marketing program at Concordia College (St. Paul, MN). (Syverson can be reached at 612/ ) micromagazine.fabtech.org/archive/97/04/wegland.html 11/11

Simple Cubic Crystal

Simple Cubic Crystal Starting Material Simple Cubic Crystal Crystal Planes offset by d/4 Diamond lattice cell (C, Si, Ge, etc.) face atom in FCC corner atom in FCC (100) plane (110) plane (111) plane Crystal Planes/Direction

More information

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Metallization deposition and etching. Material mainly taken from Campbell, UCCS Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,

More information

Czochralski Crystal Growth

Czochralski Crystal Growth Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling

More information

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing 3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated

More information

IC/MEMS Fabrication - Outline. Fabrication

IC/MEMS Fabrication - Outline. Fabrication IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching Fabrication IC Fabrication Deposition Spin Casting PVD physical vapor deposition

More information

INTEGRATED-CIRCUIT TECHNOLOGY

INTEGRATED-CIRCUIT TECHNOLOGY INTEGRATED-CIRCUIT TECHNOLOGY 0. Silicon crystal growth and wafer preparation 1. Processing Steps 1.1. Photolitography 1.2. Oxidation 1.3. Layer Deposition 1.4. Etching 1.5. Diffusion 1.6 Backend: assembly,

More information

Platypus Gold Coated Substrates. Bringing Science to the Surface

Platypus Gold Coated Substrates. Bringing Science to the Surface Platypus Gold Coated Substrates Bringing Science to the Surface Overview Gold Coated Substrates - Gold Coating Introduction - Glossary of Terms - Gold Coating Methods - Critical Features Platypus Gold

More information

Physical Vapor Deposition (PVD) Zheng Yang

Physical Vapor Deposition (PVD) Zheng Yang Physical Vapor Deposition (PVD) Zheng Yang ERF 3017, email: yangzhen@uic.edu Page 1 Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide

More information

Thermal Evaporation. Theory

Thermal Evaporation. Theory Thermal Evaporation Theory 1. Introduction Procedures for depositing films are a very important set of processes since all of the layers above the surface of the wafer must be deposited. We can classify

More information

Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film

Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film layer at the surface Typically gas phase reactions

More information

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules 2. CMOS Fabrication, Layout, Design Rules Last module: Introduction to the course How a transistor works CMOS transistors This module: CMOS Fabrication Design Rules CMOS Fabrication CMOS transistors are

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)

More information

Semiconductor Device Fabrication

Semiconductor Device Fabrication 5 May 2003 Review Homework 6 Semiconductor Device Fabrication William Shockley, 1945 The network before the internet Bell Labs established a group to develop a semiconductor replacement for the vacuum

More information

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Plasma-Enhanced Chemical Vapor Deposition

Plasma-Enhanced Chemical Vapor Deposition Plasma-Enhanced Chemical Vapor Deposition Steven Glenn July 8, 2009 Thin Films Lab 4 ABSTRACT The objective of this lab was to explore lab and the Applied Materials P5000 from a different point of view.

More information

All-wet stripping process for highly implanted photoresist

All-wet stripping process for highly implanted photoresist All-wet stripping process for highly implanted photoresist Close Executive OVERVIEW A new all-wet stripping process eliminates the need for dry plasma ashing processes in the removal of highly implanted

More information

Fabrication Technology

Fabrication Technology Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski

More information

Oxidation SMT Yau - 1

Oxidation SMT Yau - 1 Oxidation Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Describe an oxide film for semiconductor manufacturing, including its atomic structure, how it is used

More information

EE 330 Lecture 9. IC Fabrication Technology Part 2

EE 330 Lecture 9. IC Fabrication Technology Part 2 EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this

More information

VLSI Design and Simulation

VLSI Design and Simulation VLSI Design and Simulation CMOS Processing Technology Topics CMOS Processing Technology Semiconductor Processing How do we make a transistor? Fabrication Process Wafer Processing Silicon single crystal

More information

Application Note. R*evolution III Remote Plasma Source: Low Particle Performance in O 2 / N 2. Photoresist Ashing PROBLEM. BACKGROUND R*evolution III

Application Note. R*evolution III Remote Plasma Source: Low Particle Performance in O 2 / N 2. Photoresist Ashing PROBLEM. BACKGROUND R*evolution III R*evolution III Remote Plasma Source: Low Particle Performance in / Photoresist Ashing PROBLEM It is critical that the remote plasma sources used in semiconductor device processing be operated in a manner

More information

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Development of Sidewalls Passivating Films Sidewalls get inert species deposited on them with plasma etch Creates

More information

Lecture 22: Integrated circuit fabrication

Lecture 22: Integrated circuit fabrication Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................

More information

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 2001 by Prentice Hall Chapter 10 Oxidation 2001 2000 by Prentice Hall Diffusion Area of Wafer Fabrication Wafer fabrication (front-end)

More information

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi

More information

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Development of Sidewalls Passivating Films Sidewalls get inert species deposited on them with plasma etch Creates

More information

Remote Plasma Source Chamber Anodization

Remote Plasma Source Chamber Anodization Remote Plasma Source Chamber Anodization SUPERIOR ANODIC COATINGS IN THE XSTREAM RPS CHAMBER ENSURE RELIABLE, PARTICULATE-REE CHAMBER CLEANING Created by Advanced Energy Industries, Inc. Abstract Most

More information

Chapter 7 Polysilicon and Dielectric Film Deposition

Chapter 7 Polysilicon and Dielectric Film Deposition Chapter 7 Polysilicon and Dielectric Film Deposition Professor Paul K. Chu Thin Films in Microelectronics Polycrystalline silicon or polysilicon Doped or undoped silicon dioxide Stoichiometric or plasma-deposited

More information

ALD Film Characterization Rachel Brown 5/13/14

ALD Film Characterization Rachel Brown 5/13/14 ALD Film Characterization Rachel Brown 5/13/14 Objective The following set of tests was performed to determine the characteristics of films created by the Atomic Layer system and how they varied with the

More information

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high vacuum ~10-7 torr Removes residual gases eg oxygen from

More information

Fabrication and Layout

Fabrication and Layout ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide

More information

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi

More information

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW

More information

Chapter 2 Manufacturing Process

Chapter 2 Manufacturing Process Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS

More information

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: Fabrication of p-n junctions Contact Potential Things you should know when you leave Key Questions What are the necessary steps to fabricate

More information

Lecture 1A: Manufacturing& Layout

Lecture 1A: Manufacturing& Layout Introduction to CMOS VLSI Design Lecture 1A: Manufacturing& Layout David Harris Harvey Mudd College Spring 2004 Steven Levitan Fall 2008 1 The Manufacturing Process For a great tour through the IC manufacturing

More information

MICROCHIP MANUFACTURING by S. Wolf

MICROCHIP MANUFACTURING by S. Wolf MICROCHIP MANUFACTURING by S. Wolf Chapter 22 DRY-ETCHING for ULSI APPLICATIONS 2004 by LATTICE PRESS CHAPTER 22 - CONTENTS Types of Dry-Etching Processes The Physics & Chemistry of Plasma-Etching Etching

More information

UHF-ECR Plasma Etching System for Gate Electrode Processing

UHF-ECR Plasma Etching System for Gate Electrode Processing Hitachi Review Vol. 51 (2002), No. 4 95 UHF-ECR Plasma Etching System for Gate Electrode Processing Shinji Kawamura Naoshi Itabashi Akitaka Makino Masamichi Sakaguchi OVERVIEW: As the integration scale

More information

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

Dr. Priyabrat Dash   Office: BM-406, Mob: Webpage:  MB: 205 Email: dashp@nitrkl.ac.in Office: BM-406, Mob: 8895121141 Webpage: http://homepage.usask.ca/~prd822/ MB: 205 Nonmanufacturing In continuation from last class... 2 Top-Down methods Mechanical-energy methods

More information

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon

More information

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation. Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed

More information

Mostafa Soliman, Ph.D. May 5 th 2014

Mostafa Soliman, Ph.D. May 5 th 2014 Mostafa Soliman, Ph.D. May 5 th 2014 Mostafa Soliman, Ph.D. 1 Basic MEMS Processes Front-End Processes Back-End Processes 2 Mostafa Soliman, Ph.D. Wafers Deposition Lithography Etch Chips 1- Si Substrate

More information

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor Manabu Shimada, 1 Kikuo Okuyama, 1 Yutaka Hayashi, 1 Heru Setyawan, 2 and Nobuki Kashihara 2 1 Department

More information

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The

More information

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor

More information

Effective Post-TSV-DRIE Wet Clean Process for Through Silicon Via Applications

Effective Post-TSV-DRIE Wet Clean Process for Through Silicon Via Applications Effective Post-TSV-DRIE Wet Clean Process for Through Silicon Via Applications Laura Mauer, John Taddei, John Clark, Kenji Nulman Veeco Precision Surface Processing Horsham, PA 19044 lmauer@veeco.com Abstract

More information

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris VLSI Lecture 1 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University Based on slides of David Money Harris Goals of This Course Learn the principles of VLSI design Learn to design

More information

Chapter 2 OVERVIEW OF MEMS

Chapter 2 OVERVIEW OF MEMS 6 Chapter 2 OVERVIEW OF MEMS 2.1 MEMS and Microsystems The term MEMS is an abbreviation of microelectromechanical system. MEMS contains components ofsizes in 1 micrometer to 1 millimeter. The core element

More information

Micromachining vs. Soft Fabrication

Micromachining vs. Soft Fabrication Introduction to BioMEMS & Medical Microdevices Silicon Microfabrication Part 1 Companion lecture to the textbook: Fundamentals of BioMEMS and Medical Microdevices, by Prof., http://saliterman.umn.edu/

More information

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction CMOS VLSI Design Introduction ll materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN Introduction Chapter previews the entire field, subsequent chapters elaborate on specific

More information

Chemical Vapor Deposition

Chemical Vapor Deposition Chemical Vapor Deposition ESS4810 Lecture Fall 2010 Introduction Chemical vapor deposition (CVD) forms thin films on the surface of a substrate by thermal decomposition and/or reaction of gas compounds

More information

Chapter 5 Thermal Processes

Chapter 5 Thermal Processes Chapter 5 Thermal Processes 1 Topics Introduction Hardware Oxidation Diffusion Annealing Post-Implantation Alloying Reflow High Temp CVD Epi Poly Silicon Nitride RTP RTA RTP Future Trends 2 Definition

More information

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents UNIT I INTRODUCTION: Introduction to IC Technology MOS, PMOS, NMOS, CMOS & BiCMOS technologies. BASIC ELECTRICAL PROPERTIES : Basic Electrical

More information

The Physical Structure (NMOS)

The Physical Structure (NMOS) The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication

More information

Optimizing spray coater process parameters

Optimizing spray coater process parameters Optimizing spray coater process parameters Dr. Eleonora Storace, Florian Palitschka, Dr. Dietrich Tönnies SUSS MicroTec Lithography GmbH Germany Published in the SUSS report 01/2014 E-mail: info@suss.com

More information

Surface Micromachining

Surface Micromachining Surface Micromachining Micro Actuators, Sensors, Systems Group University of Illinois at Urbana-Champaign Outline Definition of surface micromachining Most common surface micromachining materials - polysilicon

More information

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative

More information

Silicon Manufacturing

Silicon Manufacturing Silicon Manufacturing Group Members Young Soon Song Nghia Nguyen Kei Wong Eyad Fanous Hanna Kim Steven Hsu th Fundamental Processing Steps 1.Silicon Manufacturing a) Czochralski method. b) Wafer Manufacturing

More information

Etching Mask Properties of Diamond-Like Carbon Films

Etching Mask Properties of Diamond-Like Carbon Films N. New Nawachi Diamond et al. and Frontier Carbon Technology 13 Vol. 15, No. 1 2005 MYU Tokyo NDFCT 470 Etching Mask Properties of Diamond-Like Carbon Films Norio Nawachi *, Akira Yamamoto, Takahiro Tsutsumoto

More information

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design Introduction to CMOS VLSI Design Layout, Fabrication, and Elementary Logic Design CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each

More information

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Last module: Introduction to the course How a transistor works CMOS transistors This

More information

m-mold SHAPE DEPOSITION MANUFACTURING OF CERAMIC PARTS

m-mold SHAPE DEPOSITION MANUFACTURING OF CERAMIC PARTS m-mold SHAPE DEPOSITION MANUFACTURING OF CERAMIC PARTS S.W. NAM, J. STAMPFL, H.C. LIU, S. KANG, F. B. PRINZ Rapid Prototyping Laboratory, Building 530, Room 226, Stanford University, Stanford CA 94305,

More information

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse

More information

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process

More information

1.1 Background Cu Dual Damascene Process and Cu-CMP

1.1 Background Cu Dual Damascene Process and Cu-CMP Chapter I Introduction 1.1 Background 1.1.1 Cu Dual Damascene Process and Cu-CMP In semiconductor manufacturing, we always directed toward adding device speed and circuit function. Traditionally, we focused

More information

Isolation Technology. Dr. Lynn Fuller

Isolation Technology. Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041

More information

Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications

Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications Authors: Jeb. H Flemming, Kevin Dunn, James Gouker, Carrie Schmidt, Roger Cook ABSTRACT Historically, while glasses have many

More information

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook CMOS Fabrication Dr. Bassam Jamil Adopted from slides of the textbook CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different

More information

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO

More information

Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur

Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur Lecture - 35 Oxidation I (Refer Slide Time: 00:24) Today s topic of

More information

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance Ch. 5: p-n Junction Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance of functions such as rectification,

More information

KGC SCIENTIFIC Making of a Chip

KGC SCIENTIFIC  Making of a Chip KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process

More information

MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices

MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices Hitachi Review Vol. 57 (2008), No. 3 127 MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices Tadashi Terasaki Masayuki Tomita Katsuhiko Yamamoto Unryu Ogawa, Dr. Eng. Yoshiki Yonamoto,

More information

Photolithography I ( Part 2 )

Photolithography I ( Part 2 ) 1 Photolithography I ( Part 2 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science

More information

Oki M A-60J 16Mbit DRAM (EDO)

Oki M A-60J 16Mbit DRAM (EDO) Construction Analysis Oki M5117805A-60J 16Mbit DRAM (EDO) Report Number: SCA 9707-545 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

Lect. 2: Basics of Si Technology

Lect. 2: Basics of Si Technology Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters

More information

Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making

Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO (glass) Major factor in making Silicon the main semiconductor Grown at high temperature in

More information

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material on any substrate (in principal) Start with pumping down

More information

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009 Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology

More information

Understanding and Reducing Copper Defects

Understanding and Reducing Copper Defects Understanding and Reducing Copper Defects Most high-performance logic manufacturers are by now developing, piloting or producing copper-based circuits. There are a number of companies that introduced copper

More information

Summary of Selected EMCR650/731 Projects for Jeremiah Hebding Dr. Lynn Fuller

Summary of Selected EMCR650/731 Projects for Jeremiah Hebding Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Summary of Selected EMCR650/731 Projects for 2004-2005 Jeremiah Hebding Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester,

More information

Lab #2 Wafer Cleaning (RCA cleaning)

Lab #2 Wafer Cleaning (RCA cleaning) Lab #2 Wafer Cleaning (RCA cleaning) RCA Cleaning System Used: Wet Bench 1, Bay1, Nanofabrication Center Chemicals Used: H 2 O : NH 4 OH : H 2 O 2 (5 : 1 : 1) H 2 O : HF (10 : 1) H 2 O : HCl : H 2 O 2

More information

Today s Class. Materials for MEMS

Today s Class. Materials for MEMS Lecture 2: VLSI-based Fabrication for MEMS: Fundamentals Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, Recap: Last Class What is

More information

CMOS Manufacturing process. Design rule set

CMOS Manufacturing process. Design rule set CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital

More information

Schematic creation of MOS field effect transistor.

Schematic creation of MOS field effect transistor. Schematic creation of MOS field effect transistor. Gate electrode Drain electrode Source electrode Gate oxide Gate length Page 1 Step 0 The positively doped silicon wafer is first coated with an insulating

More information

Microelectronic Device Instructional Laboratory. Table of Contents

Microelectronic Device Instructional Laboratory. Table of Contents Introduction Process Overview Microelectronic Device Instructional Laboratory Introduction Description Flowchart MOSFET Development Process Description Process Steps Cleaning Solvent Cleaning Photo Lithography

More information

MEMS Surface Fabrication

MEMS Surface Fabrication ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING MEMS Surface Fabrication Dr. Lynn Fuller webpage: http://people.rit.edu/lffeee Electrical and Microelectronic Engineering Rochester Institute

More information

1 Thin-film applications to microelectronic technology

1 Thin-film applications to microelectronic technology 1 Thin-film applications to microelectronic technology 1.1 Introduction Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies.

More information

TANOS Charge-Trapping Flash Memory Structures

TANOS Charge-Trapping Flash Memory Structures TANOS Charge-Trapping Flash Memory Structures A Senior Design by Spencer Pringle 5/8/15 Table of Contents Motivation Why Charge-Trapping Flash (CTF)? Charge-Trapping vs. Floating Gate Electronically-Erasable

More information

Chapter 2 MOS Fabrication Technology

Chapter 2 MOS Fabrication Technology Chapter 2 MOS Fabrication Technology Abstract This chapter is concerned with the fabrication of metal oxide semiconductor (MOS) technology. Various processes such as wafer fabrication, oxidation, mask

More information

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: Chapter 4 1 CHAPTER 4: Oxidation Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: 1. mask against implant or diffusion of dopant into silicon 2. surface passivation

More information

Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices

Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices Hitachi Review Vol. 65 (2016), No. 7 233 Featured Articles Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices Ion-beam-based Photomask Defect Repair

More information

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson Alternative Methods of Yttria Deposition For Semiconductor Applications Rajan Bamola Paul Robinson Origin of Productivity Losses in Etch Process Aggressive corrosive/erosive plasma used for etch Corrosion/erosion

More information

EE 434 Lecture 9. IC Fabrication Technology

EE 434 Lecture 9. IC Fabrication Technology EE 434 Lecture 9 IC Fabrication Technology Quiz 7 The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40 /, determine the resistance between nodes A and

More information

Lecture Day 2 Deposition

Lecture Day 2 Deposition Deposition Lecture Day 2 Deposition PVD - Physical Vapor Deposition E-beam Evaporation Thermal Evaporation (wire feed vs boat) Sputtering CVD - Chemical Vapor Deposition PECVD LPCVD MVD ALD MBE Plating

More information

Nanoelectronics Fabrication Facility

Nanoelectronics Fabrication Facility Nanoelectronics Fabrication Facility Contents Introduction 2 Mask Making Module 4 Photolithography Module 6 Wet Etching and CMP Module 8 Dry Etching and Sputtering Module 10 Thermal Process and Implantation

More information

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication

More information

Intlvac Nanochrome I Sputter System (intlvac_sputter)

Intlvac Nanochrome I Sputter System (intlvac_sputter) 1. Intlvac_Sputter Specifications The Intlvac Nanochrome I sputter system is configured for DC, AC (40 khz), and RF (13.56 MHz) magnetron sputtering. They system has in-situ quartz lamp heating up to 200C,

More information