NSF Center for Micro and Nanoscale Contamination Control
|
|
- Melina Cooper
- 6 years ago
- Views:
Transcription
1 NSF Center for Micro and Nanoscale Contamination Control Removal of Nanoscale Particles from EUV Mask Layers by Laser Induced Shockwaves and Megasonics Ahmed Busnaina* and J. G. Park** * W.L.Smith Professor and Co-director NSF Center for Microcontamination Control, Northeastern University, Boston, MA Tel: , Fax: a.busnaina@neu.edu, URL: ** Dept. of Metallurgy & Materials Engineering, Hanyang University, Ansan, , Korea
2 Outline Introduction Megasonic Cleaning Mechanism Nanoparticle Removal Particle Removal from Deep Trenches Laser cleaning technique overview Conventional laser wafer cleaning Laser shock cleaning (LSC) Experimental test and results Pros and Cons of Megasonics, LSC, Supercritical CO2 and Brush Cleaning Conclusions
3 Introduction EUV lithography needs to operate without a pellicle. The reticle may be subject to particulate and chemical contamination, in the absence of a pellicle. There is a need to develop a cleaning process that would remove all contaminants according to EUV cleaning requirements. EUV cleaning requirements are: Removal of all particles larger than 30nm Removal of organic contamination Cleaning should not change the ARC reflectivity by more than 1%, The process should be damage free and should adhere to the environmental safety standards.
4 Acoustic Boundary Layer Thickness y Acoustic boundary layer thickness: in water, f=850khz, δ ac =0.61µm f=760khz, δ ac =0.65µm f=360khz, δ ac =0.94µm The hydrodynamic boundary layer thickness: δ δ δ ac u f H, Turbulent H, La min ar 2ν = ω ν = 0.16 Ux ν = 5.0 Ux x x x x x G u f τ τ Free stream Velocity boundary layer Velocity boundary layer on a flat plate 1 2 in water, u=4m/s, at center of an 8 wafer, δ H =2570 µm G(x) y(micron) y(micron) Velocity Profile Laminar flow Turbulent flow Acoustic Flow ( f = 800kHz ) Velocity Profile Velocity (m/s) x = 4 inch, U = 4m/s x = 4 inch, U = 4m/s Laminar flow Turbulent flow Acoustic Flow ( f = 800kHz ) Velocity (m/s)
5 Acoustic Streaming Boundary layer thickness (micron) 6 I = W /cm A co u stic, f= K H z A co u stic, f= K H z A co u stic, f= K H z B o u n d a ry la ye r th ickn e ss (m icro n ) S tre a m in g V e lo city (m /s) u > 0.3 c Streaming Velocity (m/s) A co u stic F lo w P ro p e rtie s F re q u e n cy ( k H z ) f=760khz 400 S tre a m in g V e lo c ity v s. A c o u s tic P o w e r M Hz 850k H z 760k H z 360k H z 300 v(cm/s) v(cm/s) I=.77W/cm2 2 I=1.55W/cm 2 I=2.33W/cm 2 I=3.10W/cm 2 I=3.88W/cm 2 I=4.65W/cm 2 I=5.43W/cm 2 I=6.20W/cm 2 I=6.97W/cm 2 I=7.75W/cm In te n s ity ( W /c m ) DistanceFromTankWall(cm)
6 Removal/Adhesion Moment Ratio (RM) Removal Efficiency vs. Moment Ratio (MR) Colloidal Silica ( micron) Removal Experiments U Removal Percentage Moment Ratio M R Removal Percentage MR = MR = F Moment Ratio Re moval moment Adhesion resisting moment D ( 1.399R δ ) F a a When MR >1, most particles are removed R a O δ M A F Adhesion F Drag Rolling removal mechanism
7 Removal/Adhesion Moment Ratio (RM) vs. D 10 4 Removal Moment Ratio (RM) vs. Particle Diameter DI water, electrical double layer force is negligible U = 4 m/s (Acoustic Flow, 800kHz, 7.75W/cm 2 ) Removal Moment RM = Adhesion Resisting Moment Removal Moment Ratio (RM) vs. Particle Diameter SC-1, electrical double layer force is repulse U = 4 m/s (Acoustic Flow, 800kHz, 7.75W/cm 2 ) 10 4 Removal Moment RM = Adhesion Resisting Moment RM > 1 Removal > Adhesion Particle will be removed RM > 1 Removal > Adhesion Particle will be removed RM SiO 2 particle on SiO 2,Acoustic(800kHz) PSL particle on SiO 2, Acoustic ( 800 khz ) SiO 2 particle on SiO 2, Hydrodynnamic PSL particle on SiO 2, Hydrodynnamic Particle Diameter (micron) RM = 1 RM < 1 Removal < Adhesion Particle can not be removed Particle Diameter (micron) Hard particles (silica) are easier to remove than soft particles (PSL). RM Particles larger than 20nm can be removed, but when electrical double layer force is considered, removal of 10 nm silica particle is possible. Hydrodynamic flow (at 4m/s) did not remove PSL particles smaller than 10 um SiO 2 particle on SiO 2, Acoustic (800kHz)+SC1 PSL particle on SiO 2, Acoustic (800kHz)+SC1 SiO 2 particle on SiO 2, Hydrodynnamic+SC1 PSL particle on SiO 2, Hydrodynnamic+SC1 RM = 1 RM < 1 Removal < Adhesion Particle can not be removed
8 Single Wafer Megasonic Cleaning 200mm Wafer
9 Silicon Complete Nitride-D.I. removal Water, of silicon Temperature Nitride particles at 38 C ( 200nm) Using DI water only Frame May um Si3N4 Removal Power Vs 120 Removal Efficiency For Silicon Nitride Particles Ranging From 0.26 to 1.18 um in diameters, Using D.I. Water & Bottom Megasonic Transducer, Temperature at 38 C Time (Sec) efficiency Power (%)
10 Introduction Visualization of Fluorescent Particles ¾ ¾ ¾ Nikon G block filter 75 W Xenon arclamp Extra N.D filter 542 nanometers Fluorescent Cube G block fluorescent filter specs.
11 Visualization of Fluorescent Particles 98 nm PSL fluorescent particles 500 X Fluorescent Field 1000 X Fluorescent field 28 nm PSL fluorescent particles
12 Nano-Particle Removal with Megasonics Has been Demonstrated Using Fluorescence Microscopy Removal of nanoscale PSL Florescent Particles 90, 63 and 28 nm PSL particles were removed from bare silicon wafers using the Single wafer megasonic cleaning tank 63 nm Before 63 nm After
13 Nano-Particle Removal from EUV Substrates with Megasonics and DI Water 100.0% 98.0% 96.0% removal efficieny (DI water) 94.0% 92.0% 90.0% 88.0% Bare Silicon wafer+di water EUV 4 nm Si_Cap ML wafer+di water EUV 11 nm Si_Cap ML wafer+di water 86.0% 84.0% 82.0% Time
14 Nano-Particle Removal from EUV Substrates with Megasonics and SC1 100% Removal efficiency (SC1) 99% 98% Bare Silicon wafer+sc1 EUV 4 nm Si_Cap ML wafer+sc1 EUV 11 nm Si_Cap ML wafer+sc1 97% Time
15 Physical Cleaning Of Submicron Trenches Mixing and Cleaning in Steady and Pulsating Flow Steady flow induces a vortex inside the cavity. There is no convection between the vortex and the main flow. The transport of contaminant happens by diffusion only, which may take a long time depending on the trench size. Distance From Wafer Surface(um) Steady Rinse Flow: u s = 15 cm/s Geometry: D/W = 5 :1 W=1mm D=5mm C-ion #/cm 3 1.5E E E+12 1E+12 8E+11 6E+11 4E+11 2E+11 1E+11 1E+10 1E+09 1E+08 1E+07 1E+06 Distance From Wafer Surface(cm) Streamlines and Concentration Contour 0.14 Steady Flow u=4.3 cm/s Distance Along Wafer Surface (um) time=1.0s Distance Along Wafer Surface (cm) time = 3.9s External oscillating flow stimulates the vortex destruction and regeneration. Contaminants are dragged out of cavity by the expanded vortex. The vortex oscillating mechanism significantly enhances the mixing. Distance From Wafer Surface(um) 7500 Oscillating Rinse Flow: 7000 u s = 0 cm/s u p =47cm/s u avg =15cm/s 6500 f = 2000 Hz 6000 Geometry: D/W = 5 : W=1mm D=5mm 5000 C-ion #/cm E E E E+12 8E E+11 4E E+11 1E+11 1E E+09 1E E+07 1E Distance Along Wafer Surface (um) time=0.5s Distance From Wafer Surface(cm) Distance Along Wafer Surface(cm) t/t= 1.50, time=.0579s OSCILLATING FLOW f=25.9hz u s =0 u p = 13.5 cm/s u Avg = 4.3 cm/s W=1mm, D=0.7mm 1E+12 1E+11 1E+10 1E+09 1E+08 1E+07
16 Particle Removal in Trenches m/s Without Deformation, 2m/s (I =25W/cm2, f =850kHz,Up=14.89m/s) Without Deformation, 0.8m/s (I =7.5W/cm2, f =800kHz, Up=4m/s) With Deformation, 2m/s (I =25W/cm2, f =850kHz, Up=14.89m/s) With Deformation, 0.8m/s (I =7.5W/cm2, f =800kHz, Up=4m/s) t/t=1.8 RM RM = m/s PSL Particle Size (nm) t/t=2.0
17 Submicron Particle Removal from Deep Trenches Cleaning for 1 minutes 3 minutes 5 minutes 8 minutes At the Surface (0.3 µm) (0.8 µm) 100 Pm below surface (0.3µm) (0.8 µm) 80 % removal 200 Pm below surface (0.3 µm) (0.8 µm) 70 % removal 90 % removal 300 Pm below surface (0.3 µm) (0.8 µm) 50 % removal 70 % removal 70 % removal Bottom of the trench (0.3 µm) (0.8 µm) 30 % removal 50 % removal 50 % removal 80 % removal 90 % removal
18 Introduction To Laser Shock Cleaning Laser Shock Cleaning (LSC) is a room temperature physical cleaning process that has been shown to be effective in the removal of particles down to 200 nm from silicon wafers. It has been shown to work in post CMP applications and on patterned wafers without damage. Laser shock cleaning is a very promising technique for reticle cleaning because of the similarity of the substrates (Silicon, quartz, etc.) and physical nature of the LSC technique. Experiments are underway to use LSC to remove nanoparticles from EUV reticles.
19 Conventional Laser Wafer Cleaning Mostly UV Excimer laser (KrF) used Effective for the removal of organic contaminants by photochemical interactions Related Patents: > Radiance => licensed by AMAT > Oramir => bought by AMAT O 3, NF 3
20 Disadvantages of Conventional LC Slow speed of cleaning Small laser spot size => Slow process and significant High probability of substrate damage Focusing the laser beam on the surface => possible damage Poor cleaning performance for inorganic particles Inorganic submicron particles are not removed in a dry process >> More effective cleaning techniques are required not only to enhance the cleaning speed and cleaning power but also to clean the surface safely without damage.
21 Oramir Laser Cleaning PR residue removal after poly-si RIE process (at Motorola) > Effective for organic Problem: W particle removal before cleaning after cleaning at 0.28 J/cm 2 Si substrate damage threshold = 0.3 J/cm 2 Æ Not feasible for inorganic Æ Inorganic particle shows critical killer effect: more than 85% of device failure
22 Laser Shock Cleaning Technique (LSC) A technique to remove the contaminants on the surfaces using laser-induced plasma shock waves (multi-photon ionization) 6KRFN:DYH)URQW 6KRFN:DYH)URQW *DS 3XOVHG/DVHU 3XOVHG/DVHU %HDP %HDP 3DUWLFOHV 3DUWLFOHV :RUNLQJ7DEOH :DIHU Cleaning condition: Shock wave force > Adhesion force
23 Visualization of Shock Wave Laser shadow-graphic photography XeCl excimer laser used for back-light source Parametric investigation of the shock wave: laser power, pulse width, wavelength, type of gas, gas pressure, particle behavior and shock propagation through the hole (patterned wafer).
24 Laser Shock-wave Cleaning Moment Ratio at a shock wave velocity of 10,000 m/s 1.E+07 Moment Ratio MR vs. Particle Diameter for SiO2 on SiO2 when shock wave velocity =10000m/s 1.E+05 Moment Ratio MR vs. Diameter for PSL on SiO2 when shock wave velocity =10000m/s 1.E+06 1.E+05 X=1mm X=6mm X=100mm 1.E+04 1.E+03 X=1mm X=6mm X=100mm 1.E+04 1.E+02 MR 1.E+03 MR 1.E+01 1.E+02 1.E+00 1.E-08 1.E-07 1.E-06 1.E-05 1.E+01 1.E-01 1.E+00 1.E-08 1.E-07 1.E-06 1.E-05 1.E-01 Particle Diameter (m) 1.E-02 1.E-03 Particle Diameter (m) Silica particles on SiO 2 PSL particles on SiO 2
25 LSC Removal of W Particles from Wafers Just 2 laser pulses irradiated Very effective for inorganic particles Huge cleaned area Æ high cleaning speed Æ high throughput
26 Effect of Gap Distance on Cleaning ¾ Significant increase of the residual particles with increasing the gap distance ¾ Which is due to the attenuation of the shock wave with distance i.e I ~ I 0 exp(-ax) ¾ Gap distance => strong cleaning factor No. of Residual Particulates Wafer #1 Wafer #2 Wafer #3 8 mm 7 mm 6 mm 5 mm Gap Distance
27 Silica Particles on Silicon Wafers Hybrid: UV irradiation + Laser shock wave application 6LOLFD5HPRYDO(IILFLHQF\ XP PLF URQ PLF URQ XPDW+\ EULG
28 Alumina Particles on Silicon Wafers Hybrid: UV irradiation + Laser shock wave application $O25HPRYDO(IILFLHQF\ PLF URQ PLF URQ XP XP XP XPDW +\ EULG
29 Pattern Damage Issue Target: Gate patterned wafers (DR = 0.12 Pm feature, Aspect Ratio = 3) PP No pattern damage was found which is superior to some megasonic based wet cleaning processes.
30 Nanoparticle Removal Using LSC Wafers Cleaning Recipe Removal Efficiency (%) 11nm Si_CAP UV light(3 cycle) + LSC(1 cycle) nm Si_CAP UV light(3 cycle) + LSC(1 cycle) 97.4
31 Particle Removal in Supercritical CO2 Pros: Supercritical CO2 has many advantages. First, the CO2 acts as a solvent for the removal of organic contaminants. Second, It could also be used use with co-solvents (that could be easily separated from CO2 after cleaning). Third, it also has a very low surface tension that allows the cleaning of nano and microscale trenches and vias. Fourth, it eliminates the need for a drying process since no liquids are used. Cons: Physical removal of contaminants such as particles, although likely, has yet to be demonstrated. The high cost of capital for the equipment because of high pressure ( psi) and the high cost of high purity CO2 unless recycling is used.
32 Megasonic Cleaning Pros and Cons Pros: Megasonic cleaning has been introduced in the mid seventies by Werner Kern and since then it has been used in every fab. It has and still been used exclusively for FEOL cleaning. It has been recently been used for the BEOL cleaning applications such post-cmp cleaning. It has been shown to effectively remove particles down to 100 nm. It could be used with different cleaning chemistry, surfactants or just DI water. The technique has also been shown to clean trenches and vias. Cons: The only reported disadvantage is possible damage on patterned wafers (such as polysilicon lines) as mentioned in section 7.4. No scientific experimental study has been performed on the damage to identify the mechanism and show possible cleaning without damage.
33 Brush Cleaning Pros and Cons Pros: Brush cleaning has been for decades. It has and still been used recently been exclusively used for BEOL cleaning. If used properly (right pressure, rotational speed and water flow rate) the technique is very effective in the removal of particles down to 100 nm and it could be used with DI water or a cleaning chemistry. The best cleaning conditions is high pressure, high speed, and short cleaning time (15-30 seconds). Cons: This technique could cause scratching (surface damage) or particle re-deposition from a loaded brush if the water flow is low or the pressure is high (for a long cleaning time).
34 Laser Shock Cleaning Pros and Cons Pros: Laser shock cleaning is a new techniques that for the first time allow the removal of submicron inorganic particles (down to 200 nm) using a completely dry process. The technique has been show to effectively remove silica and alumina particles without substrate damage. The process throughput is also high at 1 minute per 8 wafer due to the large cleaning are per pulse (a few square centimeters). Cons: This technique is not very effective in the removal of organic particles. However, it is has been shown to be effective when combined with a UV laser (hybrid laser). Damage is possible if the laser is too close to the wafer. However, no damage has been observed on patterned wafers down (down to a separation gap of 5 mm between the laser focus point and the laser).
35 Conclusions ¾ The removal of nanoscale particles (63 nm) using megasonic and laser shock cleaning is investigated experimentally in this study. ¾ The following substrates were used in the megasonic cleaning experiments; 4 nm Si_cap ML wafers, 11 nm Si_cap ML wafers. The particles used were 63 nm PSL red fluorescent particles that were deposited using a nebulizer. ¾ The results show that that complete removal can be obtained in a short time for the bare Si wafer and 4 nm Si_cap ML wafers. ¾ However, when megasonics is used with dilute SC1 complete removal of 63 nm particles is achieved under most cleaning conditions.
36 Conclusions ¾ Laser shock cleaning is an effective cleaning technique with unique characteristics compared with the conventional laser cleaning. ¾ The Laser induced shock wave has a velocity of 2-10 km/s that provides a very large hydrodynamic removal force. ¾ The removal of nano-size silica particles (10 nm for 10 km/s velocity and 100 nm for 2km/s) can be accomplished. ¾ Silica, metallic and alumina particles were successfully removed from silicon and oxide wafers ¾ The Hybrid design of LSC was very effective to remove organic contamination ¾ The laser cleaning results for the EUV 11 nm and 4 nm Si_cap ML wafers show that the measured removal efficiency obtained for both substrates were in the high nineties.
POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING
POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING Souvik Banerjee, Andrea Via and Harlan F. Chung EcoSnow Systems Inc. Livermore, CA Robert Small and
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2003) Fabrication Technology, Part I Agenda: Oxidation, layer deposition (last lecture) Lithography Pattern Transfer (etching) Impurity Doping Reading: Senturia,
More informationIntroduction to Lithography
Introduction to Lithography G. D. Hutcheson, et al., Scientific American, 290, 76 (2004). Moore s Law Intel Co-Founder Gordon E. Moore Cramming More Components Onto Integrated Circuits Author: Gordon E.
More informationCMP Scratches; Their Detection and Analysis on Root Causes
6 th LEVITRONIX CMP and Ultrapure Conference The Westin Park Central, Dallas, Texas May 11-12, 2011 CMP Scratches; Their Detection and Analysis on Root Causes Jin-Goo Park May 11, 2011 Department of Materials
More informationFabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB
Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon
More informationSurface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab.
Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA Issues on contaminants on EUV mask Particle removal on EUV mask surface Carbon contamination removal on EUV mask surface
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication
More informationMajor Fabrication Steps in MOS Process Flow
Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide Silicon substrate Oxidation (Field oxide) Photoresist Coating Mask-Wafer Alignment
More informationStatus and Challenges in EUV Mask Cleaning
MA-P03 Status and Challenges in EUV Mask Cleaning Ted Liang, Grace Ng, Guojing Zhang, Henry Yun, Ravi Jaiswal*, Intel Corporation * Summer Intern from Purdue University Takeya Shimomura, Toshiaki Motonaga
More informationLOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015
LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS Dr. Saad Ahmed XENON Corporation November 19, 2015 Topics Introduction to Pulsed Light Photonic sintering for Printed Electronics R&D Tools for
More informationMetallizing High Aspect Ratio TSVs For MEMS Challenges and Capabilities. Vincent Mevellec, PhD
Metallizing High Aspect Ratio TSVs For MEMS Challenges and Capabilities Vincent Mevellec, PhD Agenda Introduction MEMS and sensors market TSV integration schemes Process flows for TSV Metallization aveni
More informationReview of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
More informationCost Effective 3D Glass Microfabrication for Advanced Packaging Applications
Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications Authors: Jeb. H Flemming, Kevin Dunn, James Gouker, Carrie Schmidt, Roger Cook ABSTRACT Historically, while glasses have many
More informationEE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More informationAlternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson
Alternative Methods of Yttria Deposition For Semiconductor Applications Rajan Bamola Paul Robinson Origin of Productivity Losses in Etch Process Aggressive corrosive/erosive plasma used for etch Corrosion/erosion
More informationPhotoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller Webpage: http://www.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604
More informationContamination control in EUV exposure tools
Contamination control in EUV exposure tools Katsuhiko Murakami Noriaki Kandaka, Takashi Yamaguchi, Atsushi Yamazaki, Tsuneyuki Hagiwara, Tetsuya Oshino, Jiro Inoue and Kazuya Ota Nikon Corporation June
More informationRIE lag in diffractive optical element etching
Microelectronic Engineering 54 (2000) 315 322 www.elsevier.nl/ locate/ mee RIE lag in diffractive optical element etching Jyh-Hua Ting *, Jung-Chieh Su, Shyang Su a, b a,c a National Nano Device Laboratories,
More informationPhotolithography I ( Part 2 )
1 Photolithography I ( Part 2 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science
More informationGENERATION OF POWER MEGASONIC ACOUSTIC WAVES IN SUPERCRITICAL CO 2
GENERATION OF POWER MEGASONIC ACOUSTIC WAVES IN SUPERCRITICAL CO 2 V. Perrut 1*, M. Krzeminski 2, D. Rebiscoul 3, G. Ching 4 1 RECIF Technologies, 9 rue des briquetiers, 31700 Blagnac, France, 2 ENSIACET
More informationChemical Vapor Deposition
Chemical Vapor Deposition ESS4810 Lecture Fall 2010 Introduction Chemical vapor deposition (CVD) forms thin films on the surface of a substrate by thermal decomposition and/or reaction of gas compounds
More informationUV15: For Fabrication of Polymer Optical Waveguides
CASE STUDY UV15: For Fabrication of Polymer Optical Waveguides Master Bond Inc. 154 Hobart Street, Hackensack, NJ 07601 USA Phone +1.201.343.8983 Fax +1.201.343.2132 main@masterbond.com CASE STUDY UV15:
More informationSi DRIE APPLICATION In Corial 210IL
Si DRIE APPLICATION In Corial 210IL CORIAL 210IL ICP-RIE equipment for deep Si etching applications Enlarged functionality with capability to deep etch silicon, silicon carbide, glass, sapphire, and quartz
More informationELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing
ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior
More informationWhy Probes Look the Way They Do Concepts and Technologies of AFM Probes Manufacturing
Agilent Technologies AFM e-seminar: Understanding and Choosing the Correct Cantilever for Your Application Oliver Krause NanoWorld Services GmbH All mentioned company names and trademarks are property
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationCS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing
CS/ECE 5710/6710 CMOS Processing Addison-Wesley N-type Transistor D G +Vgs + Vds S N-type from the top i electrons - Diffusion Mask Mask for just the diffused regions Top view shows patterns that make
More informationInnovative Roll-to-Roll Equipment & Material Development Suite
Innovative Roll-to-Roll Equipment & Material Development Suite For Next Generation Technology from Carpe Diem Technologies and the University of Massachusetts Amherst By John Berg, Dimitur Benchev, James
More informationA Functional Micro-Solid Oxide Fuel Cell with. Nanometer Freestanding Electrolyte
Electronic Supplementary Material (ESI) for Journal of Materials Chemistry A. This journal is The Royal Society of Chemistry 2017 SUPPLEMENTARY INFORMATION A Functional Micro-Solid Oxide Fuel Cell with
More informationChemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film
Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film layer at the surface Typically gas phase reactions
More informationFabrication Techniques for Thin-Film Silicon Layer Transfer
Fabrication Techniques for Thin-Film Silicon Layer Transfer S. L. Holl a, C. A. Colinge b, S. Song b, R. Varasala b, K. Hobart c, F. Kub c a Department of Mechanical Engineering, b Department of Electrical
More information9/4/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter II CMOS Manufacturing Process 1 Dual-Well Trench-Isolated CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 p-well poly n-well SiO 2 n+ p-epi p+ p+ 2 Schematic Layout
More informationChapter 3 CMOS processing technology
Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationA Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts*
A Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts* Raymond R. Jin, Jeffrey David, Bob Abbassi, Tom Osterheld, Fritz Redeker Applied Materials, 3111 Coronado Drive, M/S
More informationHigh Throughput Laser Processing of Guide Plates for Vertical Probe Cards Rouzbeh Sarrafi, Dana Sercel, Sean Dennigan, Joshua Stearns, Marco Mendes
High Throughput Laser Processing of Guide Plates for Vertical Probe Cards Rouzbeh Sarrafi, Dana Sercel, Sean Dennigan, Joshua Stearns, Marco Mendes IPG Photonics - Microsystems Division Outline Introduction
More informationIntroduction to Nanoscience and Nanotechnology
Introduction to Nanoscience and Nanotechnology ENS 463 2. Principles of Nano-Lithography by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 Office 4N101b 1 Lithographic patterning
More informationCMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI
CMOS Technology Flow varies with process types & company N-Well CMOS Twin-Well CMOS STI Start with substrate selection Type: n or p Doping level, resistivity Orientation, 100, or 101, etc Other parameters
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationSupporting Information for
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2015 Supporting Information for Large-Scale Freestanding Nanometer-thick Graphite Pellicle for Mass
More informationLab #2 Wafer Cleaning (RCA cleaning)
Lab #2 Wafer Cleaning (RCA cleaning) RCA Cleaning System Used: Wet Bench 1, Bay1, Nanofabrication Center Chemicals Used: H 2 O : NH 4 OH : H 2 O 2 (5 : 1 : 1) H 2 O : HF (10 : 1) H 2 O : HCl : H 2 O 2
More informationManufacturing Process
CMOS Manufacturing Process CMOS Process 1 A Modern CMOS Process gate-oxide TiSi AlCu Tungsten SiO n+ p-well p-epi poly n-well p+ SiO p+ Dual-Well Trench-Isolated CMOS Process Circuit Under Design V DD
More informationCMOS Manufacturing Process
CMOS Manufacturing Process CMOS Process A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 n+ p-well p-epi poly n-well p+ SiO 2 p+ Dual-Well Trench-Isolated CMOS Process Circuit Under Design V
More informationSurface Micromachining
Surface Micromachining Micro Actuators, Sensors, Systems Group University of Illinois at Urbana-Champaign Outline Definition of surface micromachining Most common surface micromachining materials - polysilicon
More information2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:
STEP 0.00 - PHOTOMASK #0- ZERO LEVEL MARKS Starting materials is n-type silicon (5-10 ohm-cm). Add four test wafers labeled T1-T4. T1 and T2 will travel with the device wafers and get all of the processing
More informationLecture #18 Fabrication OUTLINE
Transistors on a Chip Lecture #18 Fabrication OUTLINE IC Fabrication Technology Introduction the task at hand Doping Oxidation Thin-film deposition Lithography Etch Lithography trends Plasma processing
More informationEE 330 Lecture 9. IC Fabrication Technology Part 2
EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this
More informationChemical Mechanical Planarization
1 Chemical Mechanical Planarization SFR Workshop & Review November 14, 2002 David Dornfeld, Fiona Doyle, Costas Spanos, Jan Talbot Berkeley, CA 2 Focus of this presentation CMP research milestones in SFR
More informationThis document is downloaded from the Digital Open Access Repository of VTT. VTT P.O. box 1000 FI VTT Finland
This document is downloaded from the Digital Open Access Repository of VTT Title Ultrasound assisted cleaning of ceramic capillary filter Author(s) Pirkonen, Pentti; Grönroos, Antti; Heikkinen, Juha; Ekberg,
More informationLect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationIsolation Technology. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
More informationVLSI Digital Systems Design
VLSI Digital Systems Design CMOS Processing cmpe222_03process_ppt.ppt 1 Si Purification Chemical purification of Si Zone refined Induction furnace Si ingot melted in localized zone Molten zone moved from
More informationSemiconductor device fabrication
REVIEW Semiconductor device fabrication is the process used to create the integrated circuits (silicon chips) that are present in everyday electrical and electronic devices. It is a multiplestep sequence
More informationFABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION
FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION NCCAVS Joint Users Group Technical Symposium San Jose, June 7 th, 2017 Markus Arendt, SÜSS MicroTec
More informationSemiconductor Manufacturing Technology. IC Fabrication Process Overview
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you
More informationLecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:
EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie SOI Micromachining Agenda: SOI Micromachining SOI MUMPs Multi-level structures Lecture 5 Silicon-on-Insulator Microstructures Single-crystal
More information2008 Summer School on Spin Transfer Torque
2008 Summer School on Spin Transfer Torque Nano-scale device fabrication 2-July-2008 Byoung-Chul Min Center for Spintronics Research Korea Institute of Science and Technology Introduction Moore s Law
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationPost CMP Defects; Their Origin and Removal
2007 Levitronix CMP Users Conference Post CMP Defects; Their Origin and Removal Jin-Goo Park Div. of Materials and Chemical Engineering, Hanyang University, Ansan 426-791, Korea February 15, 2007 KOTEF
More informationCMOS Manufacturing process. Design rule set
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
More informationMEMS II: January 23. Lab 1: Pop-up mirror - PolyMUMPS - Thermal actuators - Mirror CoventorWare
MEMS II: January 23 Lab 1: Pop-up mirror - PolyMUMPS - Thermal actuators - Mirror CoventorWare Microelectromechanical Systems (MEMS) Multi-User MEMS Processes (MUMPS) Example Design Anchor hole 2.0 0.5
More informationAbstract. Introduction CMP FILTER CHARACTERIZATION WITH LEADING SLURRY PARTICLES. Authors: Yi-Wei Lu, Bob Shie, Steven Hsiao, H.J.
APPLICATION NOTE CMP FILTER CHARACTERIZATION WITH LEADING SLURRY PARTICLES Authors: Yi-Wei Lu, Bob Shie, Steven Hsiao, H.J. Yang, Sherly Lee Abstract Chemical mechanical planarization (CMP) slurries contain
More informationLaser-Induced Surface Damage of Optical Materials: Absorption Sources, Initiation, Growth, and Mitigation
Laser-Induced Surface Damage of Optical Materials: Absorption Sources, Initiation, Growth, and Mitigation 100 nm 1 mm S. Papernov and A. W. Schmid University of Rochester Laboratory for Laser Energetics
More informationTechnology process. It s very small world. Electronics and Microelectronics AE4B34EM. Why is the integration so beneficial?
It s very small world Electronics and Microelectronics AE4B34EM 9. lecture IC processing technology Wafer fabrication Lithography How to get 1 000 000 000 Components to 1 cm 2 Human hair on the surface
More informationAdvanced Manufacturing Choices
Advanced Manufacturing Choices Table of Content Mechanical Removing Techniques Ultrasonic Machining (USM) Sputtering and Focused Ion Beam Milling (FIB) Ultrasonic Machining In ultrasonic machining (USM),
More informationEUV optics lifetime Radiation damage, contamination, and oxidation
EUV optics lifetime Radiation damage, contamination, and oxidation M. van Kampen ASML Research 10-11-2016 Preamble Slide 2 ASML builds lithography scanners High-resolution photocopiers Copies mask pattern
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationProduction of High Purity Functional Water at Point-of-Use for Advanced Mask Cleaning Processes
purify protect transport Production of High Purity Functional Water at Point-of-Use for Advanced Mask Cleaning Processes 2010 International Workshop on EUV Lithography June 22-24, 2010 Annie Xia, Sr. Applications
More informationHolography of Making 1D-Nano-Trench-Lines and 2D-Nano-Posts
Laser: He-Cd Gas Laser ( =325nm). Pitch Distance d: 200~300nm ( : 54~33 o ). Holography of Making 1D-Nano-Trench-Lines and 2D-Nano-Posts A)Process Details of the holographic 1D-line pattern (210nm thick
More informationHybrid BARC approaches for FEOL and BEOL integration
Hybrid BARC approaches for FEOL and BEOL integration Willie Perez a, Stephen Turner a, Nick Brakensiek a, Lynne Mills b, Larry Wilson b, Paul Popa b a Brewer Science, Inc., 241 Brewer Dr., Rolla, MO 6541
More informationProcess Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut
Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques
More informationProcessing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur
Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur Lecture - 35 Oxidation I (Refer Slide Time: 00:24) Today s topic of
More informationTSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development
TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding
More informationPost-CMP Cleaning: Interaction between Particles and Surfaces
Post-CMP Cleaning: Interaction between Particles and Surfaces J.-G. Park and T.-G. Kim Department of Materials Engineering, Hanyang University, Ansan, 426-791, South Korea E-mail: jgpark@hanyang.ac.kr
More informationMore on VLSI Fabrication Technologies. Emanuele Baravelli
More on VLSI Fabrication Technologies Emanuele Baravelli Some more details on: 1. VLSI meaning 2. p-si epitaxial layer 3. Lithography 4. Metallization 5. Process timings What does VLSI mean, by the way?
More informationEnhancement of extreme ultraviolet emission from laser irradiated targets by surface nanostructures
Enhancement of extreme ultraviolet emission from laser irradiated targets by surface nanostructures EXTATIC WELCOME WEEK Ellie Floyd Barte, M.Sc 23 September 2017 Outline Introduction and Motivation Experiments
More informationKGC SCIENTIFIC Making of a Chip
KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process
More informationMICROCHIP MANUFACTURING by S. Wolf
MICROCHIP MANUFACTURING by S. Wolf Chapter 8: CONTAMINATION- CONTROL & CLEANING TECHNOLOGY for ULSI APPLICATIONS 2004 by LATTICE PRESS CHAPTER CONTENTS Contamination-Types in IC Fabrication Sources of
More informationLaser removal of oxides and particles from copper surfaces for microelectronic fabrication
Laser removal of oxides and particles from copper surfaces for microelectronic fabrication J. M. Lee and K. G. Watkins Laser Group, Department of Engineering, University of Liverpool Brownlow Street, Liverpool
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2011
Lecture Outline EE C245 ME C218 Introduction to MEMS Design Fall 2011 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720
More informationFabrication of Micro and Nano Structures in Glass using Ultrafast Lasers
Fabrication of Micro and Nano Structures in Glass using Ultrafast Lasers Denise M. Krol University of California, Davis IMI Glass Workshop Washington DC April 15-17, 2007 Femtosecond laser modification
More informationChallenges and Future Directions of Laser Fuse Processing in Memory Repair
Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.
More informationTED PELLA, INC. Microscopy Products for Science and Industry
PELCO SILICON NITRIDE, SILICON DIOXIDE, BLANK SILICON SUBSTRATES & APERTURES FOR TEM Clean, Debris-free with Exact 3mm TEM Frame and EasyGrip Edges PELCO Silicon Nitride Support Films for TEM Hydrophilic
More informationProcess Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow
Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques
More informationOverview of Dual Damascene Cu/Low-k Interconnect
ERC Retreat Stanford: New Chemistries & Tools for scco 2 Processing of Thin Films Overview of Dual Damascene Cu/Low-k Interconnect P. Josh Wolf 1,4 - Program Manager, Interconnect Div. josh.wolf@sematech.org
More informationSurface Acoustic Wave fabrication using nanoimprint. Zachary J. Davis, Senior Consultant,
Surface Acoustic Wave fabrication using nanoimprint Zachary J. Davis, Senior Consultant, zjd@teknologisk.dk Center for Microtechnology & Surface Analysis Micro and Nano Technology Sensor Technology Top
More informationPhotolithography Process Technology
Contents Photolithography Process - Wafer Preparation - Photoresist Coating - Align & Expose - Photoresist Development Process Control CD Measurement Equipment Expose System & Wafer Track Consumables Chemicals
More informationMicrofabrication of Integrated Circuits
Microfabrication of Integrated Circuits OUTLINE History Basic Processes Implant; Oxidation; Photolithography; Masks Layout and Process Flow Device Cross Section Evolution Lecture 38, 12/05/05 Reading This
More informationComplexity of IC Metallization. Early 21 st Century IC Technology
EECS 42 Introduction to Digital Electronics Lecture # 25 Microfabrication Handout of This Lecture. Today: how are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other
More informationMicro-Nano Fabrication Research
Micro-Nano Fabrication Research Technical Education Quality Improvement Programme 22-23 December 2014 Dr. Rakesh G. Mote Assistant Professor Department of Mechanical Engineering IIT Bombay rakesh.mote@iitb.ac.in;
More informationWafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Wafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage: http://www.rit.edu/~lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationCLEANING TECHNOLOGY OPTIONS FOR EUV MASK LIFETIME EXTENSION
CLEANING TECHNOLOGY OPTIONS FOR EUV MASK LIFETIME EXTENSION Uwe Dietze Davide Dattilo SUSS MicroTec OUTLINE Background EUVL Mask Life Time Concerns Potential Root Causes for Ru Damage Solutions & Mitigation
More informationManufacturing Process
Manufacturing Process 1 CMOS Process 2 A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 n+ p-well p-epi poly n-well p+ SiO 2 p+ Dual-Well Trench-Isolated CMOS Process 3 Single-crystal ingot
More informationFabrication of sub-100nm thick Nanoporous silica thin films
Fabrication of sub-100nm thick Nanoporous silica thin films Abstract M. Ojha, W. Cho, J. L. Plawsky, W. N. Gill Department of chemical and biological engineering, Rensselaer Polytechnic Institute Low refractive
More informationmicro resist technology
Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 2400 ma-n 2400 is a negative tone photoresist series designed for the use in micro- and nanoelectronics. The resists are available
More information3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005
3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss the
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More information