Electromigration in Flip Chip Solder Joints
|
|
- Malcolm Gray
- 6 years ago
- Views:
Transcription
1 Electromigration in Flip Chip Solder Joints K.N. Tu Dept. of Materials Science & Engineering, UCLA 1. Introduction 2. Why does electromigration in solder joint become a reliability problem? 3. Electromigration in flip chip solder joints Effect of current crowding Effect of eutectic composition Effect of composite solder joints 4. Summary Support : NSF,SRC Co-workers : Prof. Chang-yi Liu, National Central University, Taiwan ; Prof. Taek Yeong Lee, Hanbat National University, Korea; Dr. Everett Yeh, Intel, Santa Clara, CA; Dr. Woojin Choi, Intel, Chandler, AZ; Ms. Hua Gan, Mr. Albert Wu, Mr. Jong-ook Suh, Miss Emily Ou, Miss Annie Huang, UCLA
2 125 µm Si J = 6 ~8 x 10 3 amp/cm 2 T = 150 o C, t = 100 hrs Peter Elenius, Flip Chip Technologies, (1998)
3 Why does electromigration in solder joints become a reliability problem? Calculation of Diffusivities Surface D l = 0.5 exp (- 34 Tm/RT) D gb = 0.3 exp (-17.8 Tm/RT) D s = exp (-13 Tm/RT) T m : Melting point of Metal Lattice Grain boundary Not due to diffusion! LogD vs. T m /T for FCC metals (N.A. Gjostein, in Diffusion, edited by H. I Aaronson, American Society for Metals, (Metals Park, OH, 1973))
4 Different Diffusion Mechanisms Melting point ( o K) Temperature ratio 373 o K/Tm Diffusivities at 100 o C [373 o K] (cm 2 /sec) Surface D s =10-12 Al Grain Boundary D gb =6x10-11 Pb Lattice D l =6x10-13 Eutectic Pb Lattice D l =2x10-9 to 2x10-10 Electromigration in Al is dominated by grain boundary diffusion Electromigration in is dominated by surface diffusion Electromigration in solder is dominated by lattice diffusion Fast lattice diffusion is not the reason of EM failure in solder joints
5 Critical Product in Short Stripe D dσω D J = C + C Z * ee kt dx kt x Cathode If J=0, there is no net electromigration flux. σω = x * Z e Critical product ρ j E= Electric Field (E = ρj ) σ Ω (j x) critical = * Z eρ Al TiN Jσ Jem Anode If j x < (j x ) c No electromigration damage
6 Electromigration in Al short strips on TiN By Dr. Alexander Straub, MPI Stuttgart, Germany, July 1999 Line width :10µm, Line Thickness : 100nm, rrent density 10 6 A/cm 2, Temperature : 225 o C
7 Small Critical Product in Solders ( σ Ω j x ) c = * Z e ρ ( Y ε Ω j x ) c = * Z e ρ σ =Y ε, ε=0.2% at elastic limit Y(Gpa) Z * ρ(µω-cm) Solder ~30 ~30 ~22 Al ~69 2~4 ~2 ~ Y ε Ω ( j x ) x Z e ρ 3 c_solder = 5 x10 ( j ) * c_/al Constant Δx, Δx, the the current density needed to to fail fail solder is is 2~3 2~3 orders smaller than than that that needed to to fail fail Al Al or or If If Al Al or or fails fails at at to10 to A/cm 2 2,, solder will will fail fail at at or or A/cm 2 2
8 rrent crowding in a flip chip solder joint The design rule is 0.2A per bump, so for a bump of 100µm 100µm The average current density is A/cm 2 or A/cm 2 The unique geometry of a solder joint leads to current crowding
9 Tim Potential rve Resistance does not change much Si (c) (b) 6 Potential (V) (b) (c) (d) Void propagation 2 Al or Interconnects Solder Bumps Time (hrs) Crosssection Resistivity 0.5x0.2 μm μm cm 100x100 μm μm cm Resistance 1 to 10 ohm 10-3 ohm rrent 10-3 amp 1 amp rrent Density 10 6 A/cm to 10 4 A/cm 2
10 Unique characteristics of electromigration in a flip chip solder joint Typically, it is a two-phase eutectic alloy It has UBM on chip side and bond-pad on substrate side: - chemical force interacts with electrical force Flip chip solder joints are under thermal stress: - mechanical force interacts with electrical force Its geometry leads to current crowding Solder joint is low resistance as compared to Al and interconnects:- it is insensitive to resistance change and hard to detect failure by resistance change Pb-free vs. Pb-containing solders Thick UBM vs. thin film UBM Composite solder joint interdiffusion is an issue
11 Test Samples Flip chip solder joints (from Flip Chip Technologies) UBM: Thin film Al/Ni(V)/ Solder: Eutectic Pb and eutectic Ag Test condition: 125 to 140 C and 2.25 to 3.8 x 10 4 A/cm 2 V-groove solder lines Electrodes: wires or Ni wires Solder: Eutectic Pb, eutectic Ag and eutectic Ag Test condition: Eutectic Pb: 150 C and 2.8 x 10 4 A/cm 2, or RT and 5.7 x 10 4 A/cm 2 Eutectic Ag: 120 C to 180 C and 3.2 to 4x 10 4 A/cm 2 Eutectic Ag: 150 C and 3.0 x 10 4 A/cm 2
12 Sample Structure of Flip Chip Solder Joint (a) Side View (b) Top View 2nd cross section 1st cross section Fig. Schematic diagram of the electromigration test sample
13 Failure Mode in Eutectic-Pb Solder Joints (a) 37 hrs (b) 38 hrs contact window (c) (d) 40 hrs 43 hrs Sequence of the void propagation in e-pb solder joint at 125 o C, and A/cm 2.
14 Failure Mode in Eutectic Ag Solder Joints 0 hr 14 hrs J = A/cm 2 T = 140 o C
15 Effect of Solder Composition EM in eutectic Pb > eutectic Ag (wt %) e-pb 63% e-ag 97% 3.8x10 4 A/cm 2 at120 o C. (a) A eutectic Pb solder joint after 40 hours, (b) A eutectic Ag solder joint after 200 hours.
16 EM-driven IMC Formation in Eutectic Pb Solder Bump Si Chip conducting trace 0min 15mins 90mins PCB I = 1.27A, T = 100, 30mins e - 45mins dissolution 65 IMC e - e- open From professor R.Kao in National Central Univ. in Taiwan e-
17 EM in Composite Pb-Containing Solder Joints (a) Before current stressing (b) After 3 hr J= A/cm Temp. of Si Backside : 155 o C From KAIST (c) After 12 hr (d) After 20 hr
18 Three kind of UBM for high-pb 1. IBM : Cr/Cr-(phased in)/ 2. Delco: Al/Ni(V)/ 3. KAIST: Al/TiW/ (thick, 5 µm) 97Pb3 Chip
19 Substrate side 37Pb63 Substrate Solder Mask or Ni
20 Electromigration Test Sample Interconnect Chip UBM 97Pb/ electron flow, 37Pb/ Solder resistor 97Pb/ underfill Substrate side Pad Substrate
21 Simulation Al line TiW 3 97Pb3 Solder Cross sectional Structure rrent density distribution (A/cm 2 )
22 The magnified cross-sectioned SEM images of cathode side in the downward electron bump (a) Before current stressing (b) After 3 hr From KAIST (c) After 12 hr (d) After 20 hr
23 Proc. 6 th Internl. Vacuum Congr Japan. J. Appl. Phys. Suppl. 2, Pt. 1, 1974 Room Temperature Interaction in Bimetallic Thin Film Couples King-Ning Tu and Robert Rosenberg IBM thomas J. Watson Research Center Yorktown Hights, New York Table. Intermetallic compounds formed at room temperature Ag Au Ni Pd Pt Pb - - AuPb 2 - PdPb 2 PtPb Ag 3 Au 4 Ni 3 4 Pd 4 Pt 4, Ag, Au, Ni, Pd, Pt Si, Ge,, Pb Interstitial Diffusion
24 Electromigration- Driven Phase Separation J= A/cm Eutectic Pb Sample before EM T=160 o C T=82hrs Pb From ASE, Taiwan
25 Effect of Eutectic Composition Pb- Ni- α β A B No chemical potential gradient as a function of composition below the eutectic temperature.
26 Sample Preparation Si V-groove Si (001) 100 µm <110> Electrode Electrode SiO 2 (0.12 µm) 69.4 µm Cr or Ti (.05 µm) (2µm) or Ni/Au (0.3µm/0.05µm) Solder line Si Wafer Electrode Solder: Eutectic Pb Pb Eutectic Ag Eutectic Ag Ag Electrode: or or Ni Ni wire wire Reflow Reflow temperature: ~ C Reflow Reflow time: time: ~1min ~1min
27 Typical Sample View Solder V-groove sample after reflow Polished sample ready for EM test Ni Si wafer Solder line Ni Ni Si wafer Solder line Ni Width of of solder line: line: ~ 100µm Length of of solder line: line: ~ µm Ni Ni Cathode Anode
28 Experiment Setup DC Power Supply Advantage of of V-groove sample: --High High current current density density --Easy Easy to to observe --No No expected current current crowding Cathode - Si Substrate Solder + Anode Electrode Furnace Experiment temperature : 120ºC, 150ºC, 180ºC rrent Density: ~ 10 4 A/cm 2
29 EM in E-Pb V-groove Lines Pb rich rich 2.8 x 10 4 A/cm o C 8 days 5.7 x 10 4 A/cm 2 Room Temp 12 days Volume of mass transport V J em em = = C Ω J D kt em Z At * ee Calculated Z*=33 at at high T. T. Reported value for for bulk bulk Pb Pbis is Calculated Z*=39 at at room T. T. Reported value for for bulk bulk is is
30 Redistribution of Pb and Redistribution of Pb for EM at 150 o C After EM Anode Cathode 151 C 210 Pb 113 Redistribution of for EM at RT concentration (wt %) Pb C Anode length (um) Cathode D.Gupta, K. Vieregge, and W. Gust, Acta Mater., 47, 5-12 (1999)
31 Electromigration J = amp/cm 2 T = 150 º C t = 96 hrs E-Pb J = amp/cm 2 T = 180 º C t = 96 hrs E-Ag J = amp/cm 2 T = 150 º C t = 72 hrs Ni E-Ag Ni 100µm
32 Polarity Effect of EM on IMC Thickness 3.2x10 4 A/cm 2, 180 º C IMC Solder 10hr Cathode Solder From Dr. Hua Gan, UCLA Solder IMC 10hr Anode
33 EM Effect on Thickness Change of IMC Anode (3.2x10 4 A/cm 2, 180 o C) Cathode (3.2x10 4 A/cm 2,180 o C) (a) Solder Anode (c) Solder Cathode hr 0 hr hr (b) Solder Anode (d) Solder Cathode Anode 10hr 10hr 10hr Cathode
34 EM Effect on Thickness Change of IMC (cont.) Anode (3.2x10 4 A/cm 2, 180 o C) Cathode (3.2x10 4 A/cm 2,180 o C) (a) Solder Anode (c) Solder Cathode hr 21 hr (b) Solder Anode (d) Solder Void Cathode Anode 6 5 Cathode 3 87hr 3 87hr
35 EM in Eutectic Ag Solder Lines with Ni Electrodes Solder Anode Solder Void Cathode Ni 3 4 Ni 3 4 Anode Ni hr 10µm Ni 234 hr 10µm Cathode 6 Anode side Cathode side Thickness, um J= A/cm 2 T=150 ºC Time, hrs
36 Summary I In the flip chip solder joints, failure is due to the void propagation. Void forms at the cathode near the corner of current entrance into the solder bump. There is no chemical potential gradient force against phase separation and fast IMC formation in eutectic alloys. Diffusion of Pb and dominates at temperature above 120 o C and below 120 o C respectively. EM enhances IMC formation at anode and inhibits it at cathode.
37 Summary II Flip Chip Solder Joints vs. V-groove Solder Lines: 1. No current crowding is expected in V-groove solder lines. 2. It is easy to observe the polarity effect at anodes and cathodes in V-groove solder lines. 3. It is easy to get the redistribution of species at different depth after EM in V-groove solder lines. Eutectic Pb Solder vs. Eutectic Pb-free Solder: 1. Failure modes of eutectic Pb and eutectic Ag flip chip solder joints are the same. 2. Eutectic Pb-free solders have longer lifetime. Electrodes vs. Ni Electrodes: 1. Both and Ni dissolve into solder due to electrical force and chemical force. 2. The reactions between Ni electrodes and Pb-free solders are slower compare with electrodes.
Electromigration failure mechanisms for SnAg3.5 solder bumps on Ti/Cr-Cu/Cu and Ni P /Au metallization pads
JOURNAL OF APPLIED PHYSICS VOLUME 96, NUMBER 8 15 OCTOBER 2004 Electromigration failure mechanisms for SnAg3.5 solder bumps on Ti/Cr-Cu/Cu and Ni P /Au metallization pads T. L. Shao, Y. H. Chen, S. H.
More informationElectromigration Behavior of through-si-via (TSV) Interconnect for 3-D Flip Chip Packaging
Materials Transactions, Vol. 51, No. 5 (2010) pp. 1020 to 1027 #2010 The Japan Institute of Metals EXPRESS REGULAR ARTICLE Electromigration Behavior of through-si-via (TSV) Interconnect for 3-D Flip Chip
More informationThermomigration and electromigration in Sn58Bi ball grid array solder joints
J Mater Sci: Mater Electron (2010) 21:1090 1098 DOI 10.1007/s10854-009-9992-2 Thermomigration and electromigration in Sn58Bi ball grid array solder joints X. Gu K. C. Yung Y. C. Chan Received: 18 August
More informationControlling the Microstructures from the Gold-Tin Reaction
Controlling the Microstructures from the Gold-Tin Reaction J. Y. Tsai, C. W. Chang, Y. C. Shieh, Y. C. Hu, and C. R. Kao* Department of Chemical & Materials Engineering National Central University Chungli
More informationMetallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance
Metallization Interconnects Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance
More informationInterfacial Reactions between the Sn-9Zn Solder and Au/Ni/SUS304 Multi-layer Substrate
, July 6-8, 2011, London, U.K. Interfacial Reactions between the Sn-9Zn Solder and Au/Ni/SUS304 Multi-layer Substrate *Yee-Wen Yen 1, Chien-Chung Jao 2, Kuo-Sing Chao 1, Shu-Mei Fu Abstract Sn-9Zn lead-free
More informationWF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering
WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy
More informationFailure Modes of Flip Chip Solder Joints Under High Electric Current Density
C. Basaran e-mail: cjb@buffalo.edu H. Ye D. C. Hopkins Electronic Packaging Laboratory, University at Buffalo, SUNY, Buffalo, New York D. Frear J. K. Lin Freescale semiconductor Inc., Tempe, Arizona Failure
More information1 Thin-film applications to microelectronic technology
1 Thin-film applications to microelectronic technology 1.1 Introduction Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies.
More informationBi Layer Formation at the Anode Interface in Cu/Sn 58Bi/Cu Solder Joints with High Current Density
J. Mater. Sci. Technol., 2012, 28(1), 46 52. Bi Layer Formation at the Anode Interface in Cu/Sn 58Bi/Cu Solder Joints with High Current Density Hongwen He 1), Haiyan Zhao 1), Fu Guo 2) and Guangchen Xu
More informationLead-Free Solder Bump Technologies for Flip-Chip Packaging Applications
Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong
More informationEffects of Pd Addition on Au Stud Bumps/Al Pads Interfacial Reactions and Bond Reliability
Journal of ELECTRONIC MATERIALS, Vol. 33, No. 10, 2004 Special Issue Paper Effects of Pd Addition on Au Stud Bumps/Al Pads Interfacial Reactions and Bond Reliability HYOUNG-JOON KIM, 1,3 JONG-SOO CHO,
More informationAn Innovative High Throughput Thermal Compression Bonding Process
An Innovative High Throughput Thermal Compression Bonding Process Li Ming 2 September 2015 Outline Introduction Throughput improved TCB Process Liquid Phase Contact (LPC) bonding Flux-LPC-TCB under inert
More informationUBM (Under Bump Metallization) Study for Pb-Free Electroplating Bumping : Interface Reaction and Electromigration
UBM (Under Bump Metallization) Study for Pb-Free Electroplating Bumping : Interface Reaction and Electromigration Se-Young Jang+, Juergen Wolf*, Woon-Seong Kwon, Kyung-Wook Paik Dept. Materials Science
More informationUltra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes
Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and
More informationSCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability
Voids at / Solder Interface and Their Effects on Solder Joint Reliability Zequn Mei, Mudasir Ahmad, Mason Hu, Gnyaneshwar Ramakrishna Manufacturing Technology Group Cisco Systems, Inc. Acknowledgement:
More informationAdvanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation
Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine
More informationCopyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply
Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics
More informationInterconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials
Interconnects Outline Interconnect scaling issues Aluminum technology Copper technology 1 Properties of Interconnect Materials Metals Silicides Barriers Material Thin film Melting resistivity point ( C)
More informationTSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development
TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding
More informationDissolution of electroless Ni metallization by lead-free solder alloys
Journal of Alloys and Compounds 388 (2005) 75 82 Dissolution of electroless Ni metallization by lead-free solder alloys Ahmed Sharif, Y.C. Chan, M.N. Islam, M.J. Rizvi Department of Electronic Engineering,
More informationDatabase. Sept , 2014, Aachen, Germany. Thermo-Calc Anwendertreffen
Database Sept. 11-12, 2014, Aachen, Germany Thermo-Calc Anwendertreffen Thermodynamic and kinetic databases New Databases, June 2014 TCAL3 TCMG3 TCSLD2 TCSI1 TCNI7 MOBNI3 TCAL3.0 TCAL3.0 TCAL1.0 2011.05
More informationMetallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance
Metallization Interconnects Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance
More informationIBM Research Report. Yoon-Chul Sohn, Jin Yu KAIST 373-1, Guseong-Dong, Yuseong-Gu Daejeon Korea
RC23513 (W0502-039) February 4, 2005 Materials Science IBM Research Report Effect of Intermetallics Spalling on the Mechanical Behavior of Electroless Ni(P)/Pb-free Solder Interconnection Yoon-Chul Sohn,
More informationThe Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish
The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish Julie Silk 1, Jianbiao Pan 2, Mike Powers 1 1 Agilent Technologies, 1400 Fountaingrove Parkway, Santa Rosa,
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More informationSection 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey
Section 4: Thermal Oxidation Jaeger Chapter 3 Properties of O Thermal O is amorphous. Weight Density =.0 gm/cm 3 Molecular Density =.3E molecules/cm 3 O Crystalline O [Quartz] =.65 gm/cm 3 (1) Excellent
More informationHigh-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices
Kato et al.: High-Temperature-Resistant Interconnections (1/6) [Technical Paper] High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices
More informationThermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications
Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven,
More informationThe Effect of Cu and Ni on the Structure and Properties of the IMC Formed by the Reaction of Liquid Sn-Cu Based Solders with Cu Substrate
WDS'08 Proceedings of Contributed Papers, Part III, 220 224, 2008. ISBN 978-80-7378-067-8 MATFYZPRESS The Effect of Cu and Ni on the Structure and Properties of the IMC Formed by the Reaction of Liquid
More information28nm Mobile SoC Copper Pillar Probing Study. Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad)
28nm Mobile SoC Copper Pillar Probing Study Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad) Overview Introduction to IMC Copper Pillar Implementation at IMC Low force
More informationStudy of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation.
Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation. B. Salam +, N. N. Ekere, D. Rajkumar Electronics Manufacturing Engineering
More informationKyoung-Soon Bok, Woo-Suk Choi, and Chul-Lae Cho Samsung Techwin co., LTD. 14 Nongseo-Ri, Kiheung-Eub, Youngin-Si, Kyoungki-Do, , Korea
Studies on Ni-Sn Intermetallic Compound and P-rich Ni Layer at the ckel UBM - Solder Interface and Their Effects on Flip Chip Solder Joint Reliability Young-Doo Jeon and Kyung-Wook Paik Micro-Electronic
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationEffects of Current Stressing on Shear Properties of Sn-3.8Ag-0.7Cu Solder Joints
J. Mater. Sci. Technol., 2010, 26(8), 737-742. Effects of Current Stressing on Shear Properties of Sn-3.8Ag-0.7Cu Solder Joints X.J. Wang 1), Q.L. Zeng 1), Q.S. Zhu 1), Z.G. Wang 1) and J.K. Shang 1,2)
More informationALT of Lead Free CCAs
ALT of Lead Free CCAs OPS Value Propositions Ops A La Carte is a Professional Reliability Engineering firm focused on providing confidence in reliability. Flexible method of engagement from end to end
More informationSection 4: Thermal Oxidation. Jaeger Chapter 3
Section 4: Thermal Oxidation Jaeger Chapter 3 Properties of O Thermal O is amorphous. Weight Density =.0 gm/cm 3 Molecular Density =.3E molecules/cm 3 O Crystalline O [Quartz] =.65 gm/cm 3 (1) Excellent
More informationInterfacial reactions of BGA Sn 3.5%Ag 0.5%Cu and Sn 3.5%Ag solders during high-temperature aging with Ni/Au metallization
Materials Science and Engineering B 113 (2004) 184 189 Interfacial reactions of BGA Sn 3.5%Ag 0.5%Cu and Sn 3.5%Ag solders during high-temperature aging with Ni/Au metallization Ahmed Sharif, M.N. Islam,
More informationIMPACT OF LEAD-FREE COMPONENTS AND TECHNOLOGY SCALING FOR HIGH RELIABILITY APPLICATIONS
IMPACT OF LEAD-FREE COMPONENTS AND TECHNOLOGY SCALING FOR HIGH RELIABILITY APPLICATIONS Chris Bailey, Ph.D. University of Greenwich London, United Kingdom c.bailey@gre.ac.uk ABSTRACT Semiconductor technology
More informationKinetics. Rate of change in response to thermodynamic forces
Kinetics Rate of change in response to thermodynamic forces Deviation from local equilibrium continuous change T heat flow temperature changes µ atom flow composition changes Deviation from global equilibrium
More informationAging Treatment Characteristics of Shear Strength in Micro Solder Bump
Materials Transactions, Vol. 43, No. 2 (22) pp. 3234 to 3238 c 22 The Japan Institute of Metals Aging Treatment Characteristics of Shear Strength in Micro Solder Bump Chong-Hee Yu, Kyung-Seob Kim 2, Yong-Bin
More informationForward and Backward Soldering Compatibility
Forward and Backward Soldering Compatibility You are connected to our live presentation delivered via the internet. The webinar will begin shortly. NEW 1 Attendee Quick Reference You can ask questions
More informationSLID bonding for thermal interfaces. Thermal performance. Technology for a better society
SLID bonding for thermal interfaces Thermal performance Outline Background and motivation The HTPEP project Solid-Liquid Inter-Diffusion (SLID) Au-Sn SLID Cu-Sn SLID Reliability and bond integrity Alternative
More informationFast Spreading of Liquid SnPb Solder on Gold-coated Copper Wheel Pattern
J. Mater. Sci. Technol., 2010, 26(12), 1143-1147. Fast Spreading of Liquid SnPb Solder on Gold-coated Copper Wheel Pattern Wei Liu 1), Lei Zhang 1), K.J. Hsia 2) and J.K. Shang 1,3) 1) Shenyang National
More informationmodeling of grain growth and coarsening in multi-component alloys
Quantitative phase-field modeling of grain growth and coarsening in multi-component alloys N. Moelans (1) Department of metallurgy and materials engineering, K.U.Leuven, Belgium (2) Condensed Matter &
More informationReflow Profiling: Time a bove Liquidus
Reflow Profiling: Time a bove Liquidus AIM/David Suraski Despite much research and discussion on the subject of reflow profiling, many questions and a good deal of confusion still exist. What is clear
More informationMicro-Structural Observation of the Bonding Interface between Au Wire and a Platinum Electrode
Micro-Structural Observation of the Bonding Interface between Au Wire and a Platinum Electrode WATANABE Hirohiko *, ISHIKAWA Sumihisa **, ITO Mototaka **, SAKO Hideki **, KIMURA Kosuke **, NAKAGAWA Yoshitsugu
More informationAdhesion and Electromigration in Cu Interconnect. Jim Lloyd, Michael Lane and Eric Liniger. Yorktown Heights, NY 10598
Adhesion and Electromigration in Cu Interconnect Jim Lloyd, Michael Lane and Eric Liniger Yorktown Heights, NY 10598 Adhesion and Electromigration Cu and Al act very differently with respect to electromigration
More informationManufacturing and Reliability Modelling
Manufacturing and Reliability Modelling Silicon Chip C Bailey University of Greenwich London, England Printed Circuit Board Airflow Temperature Stress at end of Reflow Stress Product Performance in-service
More informationDiffusion in Solids. Why is it an important part of processing? How can the rate of diffusion be predicted for some simple cases?
Diffusion in Solids ISSUES TO ADDRESS... How does diffusion occur? Why is it an important part of processing? How can the rate of diffusion be predicted for some simple cases? How does diffusion depend
More informationAg Plating and Its Impact on Void-Free Ag/Sn Bumping
Ag Plating and Its Impact on Void-Free Ag/Sn Bumping Hirokazu Ezawa, Kazuhito Higuchi, Msaharu Seto, Takashi Togasaki, Sachiko Takeda* and Rei Kiumi* Toshiba Corporation Semiconductor Company Advanced
More informationStress analysis of spontaneous Sn whisker growth
J Mater Sci: Mater Electron (2007) 18:269 281 DOI 10.1007/s10854-006-9029-z Stress analysis of spontaneous Sn whisker growth K. N. Tu Æ Chih Chen Æ Albert T. Wu Published online: 1 September 2006 Ó Springer
More information3D technologies for integration of MEMS
3D technologies for integration of MEMS, Fraunhofer Institute for Electronic Nano Systems Folie 1 Outlook Introduction 3D Processes Process integration Characterization Sample Applications Conclusion Folie
More informationElectromigration induced Kirkendall void growth in Sn-3.5Ag/Cu solder joints
Electromigration induced Kirkendall void growth in Sn-3.5Ag/Cu solder joints Yong Jung and Jin Yu Citation: Journal of Applied Physics 115, 083708 (2014); doi: 10.1063/1.4867115 View online: http://dx.doi.org/10.1063/1.4867115
More informationCopyright 2008 Year IEEE. Reprinted from IEEE ECTC May 2008, Florida USA.. This material is posted here with permission of the IEEE.
Copyright 2008 Year IEEE. Reprinted from IEEE ECTC 2008. 27-30 May 2008, Florida USA.. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE
More informationMicro-Impact Test on Lead-Free BGA Balls on Au/Electrolytic Ni/Cu Bond Pad
Micro- Test on Lead-Free BGA Balls on Au/Electrolytic Ni/Cu Bond Pad Shengquan Ou*, Yuhuan Xu and K. N. Tu Department of Materials Science and Engineering, UCLA, Los Angeles, CA, 90095-1595 M. O. Alam,
More informationCu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip
EPRC 12 Project Proposal Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip 15 th Aug 2012 Page 1 Introduction: Motivation / Challenge Silicon device with ultra low k
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationmodeling of grain growth and coarsening in multi-component alloys
Quantitative phase-field modeling of grain growth and coarsening in multi-component alloys N. Moelans (1), L. Vanherpe (2), A. Serbruyns (1) (1), B. B. Rodiers (3) (1) Department of metallurgy and materials
More informationCopper Wire Packaging Reliability for Automotive and High Voltage
Copper Wire Packaging Reliability for Automotive and High Voltage Tu Anh Tran AMPG Package Technology Manager Aug.11.2015 TM External Use Agenda New Automotive Environments Wire Bond Interconnect Selection
More informationEffects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages
Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Bhavesh Varia 1, Xuejun Fan 1, 2, Qiang Han 2 1 Department of Mechanical Engineering Lamar
More informationTHERMODYNAMIC AND KINETIC STUDY OF PHASE TRANSFORMATIONS IN SOLDER/METAL SYSTEMS
THERMODYNAMIC AND KINETIC STUDY OF PHASE TRANSFORMATIONS IN SOLDER/METAL SYSTEMS R.R. Chromik and E.J. Cotts Department of Physics, Binghamton University, State University of New York Binghamton, NY 1390-6016
More informationProcess Flow in Cross Sections
Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat
More informationNational Physical Laboratory Hampton Road Teddington Middlesex United Kingdom TW11 0LW
NPL REPORT MAT 1 Susceptibility of Lead-Free Systems to Electrochemical Migration Ling Zou and Chris Hunt NOT RESTRICTED May 200 National Physical Laboratory Hampton Road Teddington Middlesex United Kingdom
More informationHigh Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED. Y. H. Lin and C. Y. Liu
High Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED Y. H. Lin and C. Y. Liu Department of Chemical Engineering and Materials Engineering, National Central University, Jhongli,
More informationUnique Failure Modes from use of Sn-Pb and Lead-Free (mixed metallurgies) in PCB Assembly: CASE STUDY
Unique Failure Modes from use of Sn-Pb and Lead-Free (mixed metallurgies) in PCB Assembly: CASE STUDY Frank Toth, and Gary F. Shade; Intel Corporation, Hillsboro, OR, USA {francis.toth.jr@intel.com, (503)-696-1546}
More informationKGC SCIENTIFIC Making of a Chip
KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process
More informationTSV Interposer Process Flow with IME 300mm Facilities
TSV Interposer Process Flow with IME 300mm Facilities Property of Institute of Microelectronics (IME)-Singapore August 17, 2012 Outline 1. TSV interposer (TSI) cross sectional schematic TSI with BEOL,
More informationCorrelations between IMC thickness and three factors in Sn-3Ag-0.5Cu alloy system
Correlations between IMC thickness and three factors in Sn-3Ag-0.5Cu alloy system MENG Gong-ge( 孟工戈 ) 1, T. Takemoto 2, H. Nishikawa 2 1. College of Materials Science and Engineering, Harbin University
More informationInfluence of Thermomigration on Lead-Free Solder Joint Mechanical Properties
Mohd F. Abdulhamid Cemal Basaran 1 e-mail: cjb@buffalo.edu Electronic Packaging Laboratory, University at Buffalo, SUNY, Buffalo, NY 14260 Influence of Thermomigration on Lead-Free Solder Joint Mechanical
More informationChapter 5: Diffusion
Chapter 5: Diffusion ISSUES TO ADDRESS... How does diffusion occur? Why is it an important part of processing? How can the rate of diffusion be predicted for some simple cases? How does diffusion depend
More informationbut T m (Sn0.62Pb0.38) = 183 C, so this is a common soldering alloy.
T m (Sn) = 232 C, T m (Pb) = 327 C but T m (Sn0.62Pb0.38) = 183 C, so this is a common soldering alloy. T m (Au) = 1064 C, T m (Si) = 2550 C but T m (Au0.97Si0.03) = 363 C, so thin layer of gold is used
More informationEffects of Flux and Reflow Parameters on Lead-Free Flip Chip Assembly. Sandeep Tonapi 1 Doctoral Candidate
Effects of Flux and Reflow Parameters on Lead-Free Flip Chip Assembly Sandeep Tonapi 1 Doctoral Candidate Peter Borgesen, Ph.D. 2 Manager, Area Array Consortium K. Srihari, Ph.D. 1 Professor, Department
More informationLight enhancement by the formation of an Al-oxide honeycomb nano-structure on the n-gan surface of thin-gan light-emitting diodes
Light enhancement by the formation of an Al-oxide honeycomb nano-structure on the n-gan surface of thin-gan light-emitting diodes C. L. Lin, P. H. Chen Department of Chemical and Materials Engineering,
More informationImperfections: Good or Bad? Structural imperfections (defects) Compositional imperfections (impurities)
Imperfections: Good or Bad? Structural imperfections (defects) Compositional imperfections (impurities) 1 Structural Imperfections A perfect crystal has the lowest internal energy E Above absolute zero
More informationThermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis
Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis Dr. Roland Irsigler, emens AG Corporate Technology, CT T P HTC Outline TSV SOLID µbump Stacking TSV application FEA
More informationCo-Evolution of Stress and Structure During Growth of Polycrystalline Thin Films
Co-Evolution of Stress and Structure During Growth of Polycrystalline Thin Films Carl V. Thompson and Hang Z. Yu* Dept. of Materials Science and Engineering MIT, Cambridge, MA, USA Effects of intrinsic
More informationSurface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab.
Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA Issues on contaminants on EUV mask Particle removal on EUV mask surface Carbon contamination removal on EUV mask surface
More informationThermomigration in lead-free solder joints. Mohd F. Abdulhamid, Shidong Li and Cemal Basaran*
Int. J. Materials and Structural Integrity, Vol. 2, Nos. 1/2, 2008 11 Thermomigration in lead-free solder joints Mohd F. Abdulhamid, Shidong Li and Cemal Basaran* Electronic Packaging Laboratory University
More informationComposition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal
Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi
More informationMetals I. Anne Mertens
"MECA0139-1: Techniques "MECA0462-2 additives : et Materials 3D printing", Selection", ULg, 19/09/2017 25/10/2016 Metals I Anne Mertens Introduction Outline Metallic materials Materials Selection: case
More informationEFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew
EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS Mulugeta Abtew Typical PCB Assembly Process PCB Loading Solder Paste Application Solder Paste Inspection
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationReliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates
Reliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates Minja Penttilä, Kauppi Kujala Nokia Mobile Phones, Research and Technology Access Itamerenkatu
More informationCree EZ-p LED Chips Handling and Packaging Recommendations
Cree EZ-p LED Chips Handling and Packaging Recommendations INTRODUCTION This application note provides the user with an understanding of Cree s EZ-p p-pad up (anode up) LED devices, as well as recommendations
More informationBalver Zinn Josef Jost GmbH & Co. KG SN100C : Micro alloyed lead free solder The Nickel effects
Paolo Corviseri / Balver Zinn Techn. Department Certified IPC-A-610 Trainer (CIT) Paolo.corviseri@balverzinn.com Phone: +49 2375 1 915150 Mobil: +49 170 6379549 Balver Zinn Josef Jost GmbH & Co. KG SN100C
More informationISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 3, Issue 6, December 2013
ISSN: 2277-3754 Fabrication and Characterization of Flip-Chip Power Light Emitting Diode with Backside Reflector Ping-Yu Kuei, Wen-Yu Kuo, Liann-Be Chang, Tung-Wuu Huang, Ming-Jer Jeng, Chun-Te Wu, Sung-Cheng
More informationFraunhofer ENAS Current results and future approaches in Wafer-level-packaging FRANK ROSCHER
Fraunhofer ENAS - Current results and future approaches in Wafer-level-packaging FRANK ROSCHER Fraunhofer ENAS Chemnitz System Packaging Page 1 System Packaging Outline: Wafer level packaging for MEMS
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationRapid Cleaning Using Novel Processes With Coa7ngs
Rapid Cleaning Using Novel Processes With Coa7ngs Alex Brewer and John Moore Daetec, LLC 1227 Flynn Rd., Unit 310 Camarillo CA 93012 www.daetec.com jmoore@daetec.com Surface PreparaHon and Cleaning Conference
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationR Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)
4 Silicon Temperature Sensors 4.1 Introduction The KTY temperature sensor developed by Infineon Technologies is based on the principle of the Spreading Resistance. The expression Spreading Resistance derives
More informationAdvanced Copper Column Based Solder Bump for Flip Chip Interconnection
Advanced Copper Column ased Solder ump for Flip Chip Interconnection Advanced Copper Column ased Solder ump for Flip Chip Interconnection Hiroshi Yamada, Takashi Togasaki, Kazuki Tateyama, and Kazuhito
More informationCopper Wire Bonding Technology and Challenges
Copper Wire Bonding Technology and Challenges By Dr Roger Joseph Stierman Date: 21 & 22 October 2013 Venue: SHRDC, Shah Alam, Selangor *2 days training package RM 3,000 per pax [*] * includes hotel accommodation
More informationWire Bonding Integrity Assessment for Combined Extreme Environments
Wire Bonding Integrity Assessment for Combined Extreme Environments Maria Mirgkizoudi¹, Changqing Liu¹, Paul Conway¹, Steve Riches² ¹Wolfson School of Mechanical and Manufacturing Engineering, Loughborough
More informationIntroduction to the phase diagram Uses and limitations of phase diagrams Classification of phase diagrams Construction of phase diagrams
Prof. A.K.M.B. Rashid Department of MME BUET, Dhaka Concept of alloying Classification of alloys Introduction to the phase diagram Uses and limitations of phase diagrams Classification of phase diagrams
More informationUltralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip
Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges
More informationFlip chip bumping technology Status and update
Nuclear Instruments and Methods in Physics Research A 565 (2006) 290 295 www.elsevier.com/locate/nima Flip chip bumping technology Status and update M. Juergen Wolf, Gunter Engelmann, Lothar Dietrich,
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More informationBridging Supply Chain Gap for Exempt High-Reliability OEM s
Bridging Supply Chain Gap for Exempt High-Reliability OEM s Hal Rotchadl hrotchadl@premiers2.com www.premiers2.com Premier Semiconductor Services Tempe, AZ RoHS exempt high reliability OEMs breathed a
More information