Wafer Scale Encapsulation of Wide Gaps using oxidation of Sacrificial Beams
|
|
- Eunice McCarthy
- 6 years ago
- Views:
Transcription
1 Wafer Scale Encapsulation of Wide Gaps using oxidation of Sacrificial Beams Vipin Ayanoor-vitikkate 1, Kuan-lin Chen 1, Woo-tae Park 1, Gary Yama 2 and Thomas W Kenny 1 1 Department of Mechanical Engineering, Stanford University, Stanford CA 2 Robert Bosch Corporation. (RTC) Palo Alto, CA *Corresponding Author contact: Vipin Ayanoor-Vitikkate, vipinav@stanford.edu Abstract This paper explores the possibility of using oxidation of sacrificial beams to encapsulate wide gaps. This method of oxidizing silicon beams in order to create diffusion barriers and structural supports has been reported in literatures. The idea is to encapsulate gaps of various widths in a method that is independent of the width of the gaps. In this experiment we try to encapsulate devices and structures with large gaps of the order of µm using this technique and observe the results through SEM images. 1. Introduction Traditionally MEMS devices are packaged using various wafer bonding techniques [1,2]. This unfortunately has the drawback that it requires a seal ring, which consumes a lot of die area. Wafer bonding technique also increases the area required on the die, as bond pads cannot be placed directly over the device cap. The process of wafer scale encapsulation helps in overcoming these problems and miniaturizing the size of MEMS devices. The encapsulation eliminates the need for cap wafers and any alignment problems due to misalignment of the device wafer with the cap wafer. Bosch (RTC) and Stanford University have developed a wafer scale encapsulation process that can be used to seal devices like accelerometers and high frequency resonators. This process called oxide-seal involves DRIE etching the device pattern into device layer of a SOI wafer and then implanting required areas of the wafer with boron dopants to form the piezoresistors. The trench or gap width for the devices is usually restricted to µm. The process of doping for accelerometers usually involves top implant and side implants. The side implants are usually done after covering the areas that do not require implants with oxide or resist. The gaps and device structures are sealed with a sacrificial material such as silicon dioxide [3,4]. This also forms the structural support over which the encapsulation layer is deposited after patterning. Silicon dioxide is chosen because of the ease of depositing LPCVD oxide and the fact that HF can remove it easily in liquid or vapor form [5,6]. A thick encapsulating layer of P-doped silicon is grown on top of the patterned silicon dioxide using a non-selective Epitaxial silicon deposition. The nonselectivity is important in order to obtain a conformal coating of silicon over the entire wafer. The wafers are then polished using CMP to obtain a flat surface. The wafers are then patterned and etched to form vents that are used to introduce HF vapor to remove the sacrificial oxide and release the device. The vents are etched all the way down till the deposited oxide layer. This also helps in isolating the electrical contacts. The vents are then sealed using LTO silicon dioxide deposition [3,4]. The oxide is then patterned and etched to create electrical contacts. Finally a thin layer of aluminum is deposited and patterned to form interconnects. This allows vertical interconnects that again saves die space. Fig 1 shows the various steps involved in encapsulation process. a) DRIE etching of pattern into device layer b) Implant to form piezoresistor c) LPCVD oxide to seal the gaps and device d) Encapsulating silicon deposition and vent etch Implant Device Gap Silicon dioxide Epi Vents 1
2 IEMT 2006, Putrajaya, Malaysia Oxide 6µm, 340x633µm e) Sealing the vents with LPCVD oxide 7µm, 340x633µm Al 8µm, 340x633µm Silicon dioxide f) Al interconnects sputtered after patterning oxide Fig1. Device Fabrication using oxide-seal 2. Device Characterizing By utilizing the process described, the encapsulated accelerometers were successively fabricated and characterized. [4] The characterization and performance of the accelerometer are discussed below: 2.1 Frequency Response The frequency response of some devices fabricated by the process described above. The frequency response is measured by shaking the accelerometer with a piezoelectric vibration exciter. The acceleration is measured using a laser Doppler vibrometer. A vector signal analyzer collects the vibrometer signal and accelerometer response to calibrate the frequency response. With the frequency spectra, we can easily determine the Quality Factor of the device by the following equation: Fig 2. Frequency response of accelerometers with proof mass size and flexure width 2.2 Noise Density The noise density spectrum of two typical encapsulated devices is shown in Fig. 3. Previous work has shown that this encapsulation technique improves the noise density in both 1/f and Johnson noise region. Furthermore, it also shows that the noise density becomes comparable to the theoretical value of the resistive device. [4] Q = Amp resonant Freq ±3dB (1) Quality factor plays an important role in high-sensitivity accelerometer because it will determine the thermomechanical noise of the device. [7] A Thermal = 4k B T room ω 0 m p Q [g/ Hz] (2) For high-sensitivity accelerometer, the minimum detectable acceleration will be constrained by both thermomechanical and electrical noise. Hence increasing the quality factor of the device can help reduce the mechanical noise and achieve better resolution. Fig 3. Noise density spectrum of two typical devices. The difference of the noise floor is due to different resistances of the devices. From the frequency response and noise density spectra, the resolutions of the devices were found to fall into the sub-milli g region. 2.3 Dynamic Range The dynamic range of the accelerometer is restricted by the width of the gap between proof mass and the proximal sidewalls. Due to the restriction of the previous process, a 1.5µm gap limits the movement of proof mass 2
3 while it is experiencing intense acceleration. Therefore, large gap between the proof mass and sidewalls is favorable to achieve a higher dynamic range. The miniature accelerometer developed in our group has been packaged and applied in various biomedical projects, including fully implantable sensor of cochlear implants, heart rate sensor for neonatal mice, optical insertion sensor for traumatic optic neuropathy studies and motion tracking sensor for endoscope applications. [8]. The results demonstrate very promising outcomes in biomedical applications. However, some of the preliminary results also show the needs for higher sensitivity and higher dynamic range accelerometer, which are some of the motivations for developing this new encapsulation process. 2.4 Performance Enhancement In order to have better resolution and range we need to improve on two things 1) Increase the Quality Factor: This can be achieved by having a lower vacuum inside the encapsulation. 2) Increase the gap width between the device and sidewalls in order to increase the range. The Quality factor depends on the pressure inside the encapsulated chamber. In order to reduce the pressure inside the chamber we need to be able to drive out the residual gases present inside. This can be done using nitrogen annealing at C. In order to implement this the fabrication process is slightly modified and devices are sealed using an alternate wafer scale encapsulation process which involves sealing the devices during the epitaxial silicon deposition. [9]. It has already been proven in previous works that sealing a device with silicon or polysilicon helps in reducing the pressure inside the encapsulation due to easy removal of the residual hydrogen gas. [10]. The problem of encapsulating a wide gap is slightly more complicated and will be dealt with in the next section. process are not completely re-filled with oxide but oxide gets deposited preferentially at the top edge of the sidewalls, which seal the device within the sacrificial oxide. A set of LTO depositions were carried out on gaps of various widths to determine the thickness of oxide required for sealing the gaps. It is observed that the thickness of the LTO oxide required to just seal a gap is the same as the width of the gap. This means that wider the gap more oxide would have to be deposited in order to seal it. In order to have a safety margin a film thickness 1.5 times the gap width that has to be sealed is deposited. This is illustrated in Fig 4a and b. Figure 4a. A 5µm wide gap just sealed by 5µm thick oxide. 4. Encapsulation of wide gaps The LPCVD oxide deposition is a critical step in the wafer scale encapsulation process. It not only seals the gaps and trenches of the devices but also forms the structural support over which the encapsulating layer of Epitaxial doped silicon is grown. At a later step this oxide is removed and the device gets released, leaving behind the device and a large gap encapsulated by epitaxial silicon and the SOI wafer handle wafer. The LPCVD oxide is deposited using LTO in a furnace at C in the Stanford SNF Facility. The deposition rate of the oxide varies with temperature and the spacing between two wafers. It is observed that if the wafers are not too close and are evenly spaced the furnace achieves a deposition rate of 1µm per hour with less that 4% non-uniformity. This process relies on preferential deposition of silicon dioxide on the sidewalls due to shadowing effect for sealing of the gaps. The gaps in this Figure 4b. A 5µm wide gap sealed by 7µm thick oxide. 4.1 Disadvantages The sealing of the gaps is critical in order to have a platform on which the encapsulating layer of epipoly can be deposited. If the gaps were not completely sealed the silicon would get deposited in the gaps. Since it is impossible to remove this deposited silicon at a later stage, it would obstruct the movement of the device and thus affect its performance. Sealing narrow gaps would 3
4 IEMT 2006, Putrajaya, Malaysia be easy with this method but the only way to encapsulate wide gaps using LTO deposition would be to deposit a very thick film of oxide. The disadvantages of this method are 1) The time taken to deposit thick oxide would be very large. To seal a 10µm wide gap would take in excess of 12 hours. 2) The thickness of oxide film needed to seal all the gaps would depend on the largest gap width and even smaller gaps would have a very thick layer of oxide on top. 4.2 Oxidation of sacrificial beams These above mentioned problems could be overcome if instead of depositing oxide on top of the wafer, we could somehow preferentially fill the gaps with oxide. Oxidation techniques have been used before to create structural supports and diffusion barriers [11,12]. These make use of the property of volume expansion of silicon on being oxidized. The process of selecting the right width of the sacrificial beam has been described in earlier works [13]. This oxidation technique achieves the following purposes: 1) Complete oxidation of beam results in volume and hence expansion of the sacrificial beams width. This results in a preferential oxide growth along the width of the gap. 2) The large reduction in the gap helps us seal them up with a very thin layer of LTO oxide. 3) The time to seal any gap depends on the width of the sacrificial beam alone. It was determined through earlier work that a sacrificial beam width of 2.2µm spaced 1.5µm apart are completely oxidized after 7 hrs and 35 mins of wet oxidation at C are completely oxidized. Depositing another thin layer of LTO oxide and a small etch-back results in complete sealing of the wide gap and formation of a smooth platform for depositing encapsulating silicon. This is shown in Fig Fabrication Having obtained the optimum sacrificial beam width and the time for complete oxidation of these beams. We have incorporated these design changes into a standard wafer scale encapsulation technique developed in our group earlier [3,4,9]. The pattern of the device is etched into the SOI wafer using standard lithography and DRIE etching techniques. In addition to the device pattern sacrificial beams are also etched into the SOI, where wide gaps are required as shown in Fig 9a. The next step is wet oxidation, which is carried out in a furnace at C. It is necessary to ensure that all the supporting material is oxidized to silicon dioxide. This is necessary to ensure that after the release of the devices there is no un-oxidized silicon debris left inside the cavities. During oxidation the beams expand in volume and fill out the gaps between them as shown in Fig 9b. This reduces the thickness of LTO oxide that needs to be deposited in order to seal the gaps. Once all the trenches are sealed using LTO we pattern the oxide and remove oxide from areas around the device. This leaves behind the device completely covered and buried in oxide while the rest of the wafer has silicon exposed. We then deposit 3µm of Epitaxial silicon at C on the wafer using a nonselective P-doped epitaxial deposition that coats the wafer surface in a conformal manner as shown in Fig 9d. The non-selectivity is obtained by initially seeding the oxide with SiH 4. The wafer is then patterned and etched to create vents on the wafer which are used for HF vapor etch. This removes the sacrificial beams and oxide from the device layer and releases the device by removing the buried oxide underneath as shown in Fig 9f. After the release a second round of selective P-doped epitaxial silicon deposition seals the wafers completely as in Fig 9g. a) b) c) d) Fig 8. Complete sealing of wide gap after oxidation and LTO deposition 4
5 1) Complete oxidation of 2.2 µm wide sacrificial beams is done by wet oxidation at C by oxidizing for 7 hrs and 35 mins. 2) The wide gap is completely sealed after deposition of a thin layer (1-2µm) of LTO oxide. e) f) g) h) Fig 9. Main steps in the process for encapsulating wide gaps. This epi-poly deposition of silicon leads to sealing of the device inside the newly formed cavity. The epi-poly seals the device at 10 torr at C. In case a high vacuum is required the device can finally be annealed in nitrogen ambient to drive out the residual hydrogen gas. Pressures as low as 1 Pa have been reported using the above mentioned epi-seal process [9]. About 30µm of silicon is deposited and then the surface is polished using CMP to obtain a flat surface on top. This is also important in order to continue further surface processing. The next step is to isolate the electrical contacts from the cap poly by DRIE etching of contact isolation rings, which are etched all the way into the cap poly till the device layer. This step is added because the vents are etched and resealed earlier as compared to the oxide-seal technique described earlier. This isolation ring is then sealed using another LTO deposition. Aluminum is then sputtered on the wafer and patterned to create interconnects. The loss of device width due to oxidation is the twice the amount of silicon lost from the top surface. It is observed that after oxidizing for 7hours and 35 minutes about µm of silicon is lost from the top of the wafer while about 1.8µm from the sides. The loss of almost twice the thickness of oxide from the sides of the beams as compared to the top of the wafer is due to the fact that silicon beams are exposed to oxidation from both the sides as opposed to silicon on top, which only gets oxidized from one side. On the whole it is important to remember while designing structures that lateral width would be compromised by about 0.5µm due to DRIE etch and 1.8µm due to oxidation. Hence it is necessary to design structures with a compensation margin of 2.3 µm to ensure than finally the devices have the required width. The results of these characterizing experiments have shown that it is possible to build a wide SiO 2 structure in the middle of our encapsulated device. Once the trench gaps have been significantly reduced, we proceed as discussed in the fabrication section. HF vapor etch was carried out for about 150 mins to release the devices. The HF vapor being gaseous does not stick to the surface and hence the problem of stiction does not arise. The progress of the HF vapor etch front is monitored using IR microscope to ensure that all the devices are completely released. The released structures after encapsulation are observed to have large encapsulated trenches of the order of 10-20µm. Fig 10-12) shows some of the encapsulated structures along with the large gaps. 6. Results A characterizing run was carried out using this modified epi-seal process in order to ascertain the feasibility of encapsulating devices with very large gaps. One important result that needs to be kept in mind while designing is that during oxidation device structure also lose silicon and hence devices where resonant frequency is of importance must be compensated for changes in the beam width. If the devices are driven laterally into resonance then it is sufficient to compensate the width of the resonating structure, as the thickness does not affect the resonant frequency. Two important results were verified using this fabrication run, Fig 10. A completely releases flexure with 20µm wide gaps. 5
6 IEMT 2006, Putrajaya, Malaysia Fig 11. Encapsulated proof mass with a wide gap for larger range. Fig 12. A cross section of the device showing various layers 7. CONCLUSIONS AND FUTURE WORK The main achievement of this work is to demonstrate the feasibility of using oxidation of sacrificial beams as a tool to overcome the difficulties in encapsulating wide gaps. Using this technique we have encapsulate various structures with large displacements on a wafer scale. In future we would like to successfully demonstrate a working inertial sensor, which has been designed and fabricated in concurrence to this method. The same approach is applicable to other recently published film encapsulation processes [14-16]. ACKNOWLEDGEMENT Wide gap Epi-poly Device Handle wafer This work was supported by DSO Singapore, the Robert Bosch Corporation Palo Alto Research and Technology Center, a CIS Seed Grant, The National Nanofabrication Users Network facilities funded by the National Science Foundation under award ECS , and The National Science Foundation Instrumentation for Materials Research Program (DMR ). REFERENCES [1] Bengtsson, S; Semiconductor wafer bonding. A review of interfacial properties and applications. Journal of Electronic Materials; Aug. 1992; vol.21, no.8, p [2] Mitani, K; Gosele, UM; Wafer bonding technology for silicon-on-insulator applications. A review. Journal of Electronic Materials; July 1992; vol.21, no.7, p [3] Partridge, A. Rice, A. E., Kenny, T. W., Lutz, M., New thin film epitaxial polysilicon encapsulation for piezoresistive accelerometers, MEMS 01, pp , [4] Park, WT; Candler, RN; Kronmueller, S.; Lutz, M.; Partridge, A.; Yama, G.; Kenny, TW. Wafer-scale film encapsulation of micromachined accelerometers. IEEE International Solid-State Sensors and Actuators Conference, 8-12 June 2003, Boston, MA, USA; p vol.2 [5] Han, Y. P., Lawing, A. S., Sawin, H. H., Characterization of silicon oxide etching in HF vapor process, Fifth International Symposium on Cleaning Technology in Semiconductor Device Manufacturing, 31 Aug.-5 Sept. 1997, Paris, France; p [6] Monk, D. J., Soane, D. S., and Howe, R. T., "Sacrificial Silicon Dioxide Wet Etching for Micromachining Applications," 6 th International Conference on Solid-State Sensors and Actuators (Transducers 91), San Francisco, California, June 24-28, 1991, pp [7] Gabrielson, T.B; Mechanical-thermal noise in micromachined acoustic and vibration sensors, IEEE Transactions on Electron Devices; May 1993; vol.40, no.5, p [8] Park, Woo-Tae; O'Connor, Kevin N.; Mallon Jr., Joseph R.; Maetani, Toshiki; Candler, Rob N.; Ayanoor- Vitikkate, Vipin; Roberson, Joseph B.; Puria, Sunil; Kenny, Thomas W., Sub-mm encapsulated accelerometers: A fully implantable sensor for cochlear implants, Digest of Technical Papers - International Conference on Solid State Sensors and Actuators and Microsystems, TRANSDUCERS '05; 2005; v.1, p [9] Candler, RN; Park, WT; Li, HM; Yama, G; Partridge, A; Lutz, M; Kenny, TW, " Single Wafer Encapsulation of MEMS Devices," IEEE Transactions on Advanced Packaging; Aug. 2003; vol.26, no.3, p [10] Candler, Rob N.; Park, Woo-Tae; Hopcroft, Matt; Kim, Bongsang; Kenny Thomas W. Hydrogen diffusion and pressure control of encapsulated mems 6
7 resonators, 13th International Conference on Solid- State Sensors and Actuators and Microsystems, TRANSDUCERS '05; Jun ;Seoul, South Korea. [11] Chunbo Zhang and Najafi, K., Fabrication of thick silicon dioxide layers for thermal isolation, J. Micromech. Microeng. 14 (2004) [12] Barillaro, G; Diligenti, A; Nannini, A; Pennelli, G. A thick silicon dioxide fabrication process based on electrochemical trenching of silicon, Sensors and Actuators, A: Physical; Nov ; v.107, no.3, p [13] Ayanoor Vitikkate, V; Chen, K-L; Park, WT; Yama, G; Kenny TW; Development of a process for wafer scale encapsulation of devices with very wide trenches. ASME IMECE 2006, Chicago Nov (In print). [14] He, R., Fan, L., Wu, M.C., and C.-J. Kim "Porous Polysilicon Shell Formed by Electrochemical Etching for On-Chip Vacuum Encapsulation" Solid-State Sensor, Actuator and Microsystems Workshop (HH'04), Hilton Head Island, South Carolina, June 6-10, 2004, pp [15] Lin, L., McNair, K. M., Howe, R. T., and Pisano, A. P. "Vacuum-encapsulated lateral microresonators," proceedings of the 7th International Conference on Solid-State Sensors and Aactuators (Transducers'93), Yokohama, Japan, 1993, pp [16] Lebouitz, K. S., Mazaheri, A., Howe, R. T., and Pisano, A. P., "Vacuum encapsulation of resonant devices using permeable polysilicon," IEEE MEMS Conference, Orlando, FL, 1999, pp
Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:
EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie SOI Micromachining Agenda: SOI Micromachining SOI MUMPs Multi-level structures Lecture 5 Silicon-on-Insulator Microstructures Single-crystal
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationLong-Term and Accelerated Life Testing of a Novel Single-Wafer Vacuum Encapsulation for MEMS resonators
Long-Term and Accelerated Life Testing of a Novel Single-Wafer Vacuum Encapsulation for MEMS resonators R. N. Candler 1, M. Hopcroft 1, B. Kim 1, W.-T. Park 1, R. Melamud 1, M. Agarwal 1, G. Yama 2, A.
More informationLecture 10: MultiUser MEMS Process (MUMPS)
MEMS: Fabrication Lecture 10: MultiUser MEMS Process (MUMPS) Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, 1 Recap Various VLSI based
More informationPHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam
PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process
More informationFABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES. Jack W. Judy and Richard S. Muller
FABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES Jack W. Judy and Richard S. Muller Berkeley Sensor & Actuator Center (BSAC) Department of EECS, University of California, Berkeley,
More informationSurface micromachining and Process flow part 1
Surface micromachining and Process flow part 1 Identify the basic steps of a generic surface micromachining process Identify the critical requirements needed to create a MEMS using surface micromachining
More informationDr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Microelectromechanical Systems (MEMs) Process Integration Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester,
More informationLecture 7 CMOS MEMS. CMOS MEMS Processes. CMOS MEMS Processes. Why CMOS-MEMS? Agenda: CMOS MEMS: Fabrication. MEMS structures can be made
EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie CMOS MEMS Agenda: Lecture 7 CMOS MEMS: Fabrication Pre-CMOS Intra-CMOS Post-CMOS Deposition Etching Why CMOS-MEMS? Smart on-chip CMOS circuitry
More informationSurface Micromachining
Surface Micromachining Micro Actuators, Sensors, Systems Group University of Illinois at Urbana-Champaign Outline Definition of surface micromachining Most common surface micromachining materials - polysilicon
More informationLect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
More informationIntegrated Processes. Lecture Outline
Integrated Processes Thara Srinivasan Lecture 14 Picture credit: Lemkin et al. Lecture Outline From reader Bustillo, J. et al., Surface micromachining of MEMS, pp. 1556-9. A.E. Franke et al., Polycrystalline
More informationIsolation Technology. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
More informationMostafa Soliman, Ph.D. May 5 th 2014
Mostafa Soliman, Ph.D. May 5 th 2014 Mostafa Soliman, Ph.D. 1 Basic MEMS Processes Front-End Processes Back-End Processes 2 Mostafa Soliman, Ph.D. Wafers Deposition Lithography Etch Chips 1- Si Substrate
More informationSurface Micromachining
Surface Micromachining Outline Introduction Material often used in surface micromachining Material selection criteria in surface micromachining Case study: Fabrication of electrostatic motor Major issues
More informationFabrication Technology, Part II
EEL5225: Principles of MEMS Transducers (Fall 2003) Fabrication Technology, Part II Agenda: Process Examples TI Micromirror fabrication process SCREAM CMOS-MEMS processes Wafer Bonding LIGA Reading: Senturia,
More informationThomas M. Adams Richard A. Layton. Introductory MEMS. Fabrication and Applications. Springer
Thomas M. Adams Richard A. Layton Introductory MEMS Fabrication and Applications Springer Contents Preface xiü Part I Fabrication Chapter 1: Introduction 3 1.1 What are MEMS? 3 1.2 Why MEMS? 4 1.2.1. Low
More informationIC/MEMS Fabrication - Outline. Fabrication
IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching Fabrication IC Fabrication Deposition Spin Casting PVD physical vapor deposition
More informationLecture 3: Integrated Processes
Lecture 3: Integrated Processes Single-Crystal Silicon Process Integration Polysilicon Micromachining Process Integrated CMOS Micromachining Process ENE 5400, Spring 2004 1 Single Crystal Silicon ENE 5400,
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationPoly-SiGe MEMS actuators for adaptive optics
Poly-SiGe MEMS actuators for adaptive optics Blake C.-Y. Lin a,b, Tsu-Jae King a, and Richard S. Muller a,b a Department of Electrical Engineering and Computer Sciences, b Berkeley Sensor and Actuator
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects
EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type
More informationEE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing
3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated
More information160 MILLI-OHM ELECTRICAL RESISTANCE THRU-WAFER INTERCONNECTS WITH 10:1 ASPECT RATIO
160 MILLI-OHM ELECTRICAL RESISTANCE THRU-WAFER INTERCONNECTS WITH 10:1 ASPECT RATIO A. Efimovskaya, and A.M. Shkel MicroSystems Laboratory, University of California, Irvine 4200 Engineering Gateway, Irvine,
More informationReview of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationPreface Preface to First Edition
Contents Foreword Preface Preface to First Edition xiii xv xix CHAPTER 1 MEMS: A Technology from Lilliput 1 The Promise of Technology 1 What Are MEMS or MST? 2 What Is Micromachining? 3 Applications and
More informationA GENERIC SURFACE MICROMACHINING MODULE FOR MEMS HERMETIC PACKAGING AT TEMPERATURES BELOW 200 C
Stresa, Italy, 26-28 April 2006 A GENERIC SURFACE MICROMACHINING MODULE FOR MEMS HERMETIC PACKAGING AT TEMPERATURES BELOW 200 C R. Hellín Rico 1, 2, J-P. Celis 2, K. Baert 1, C. Van Hoof 1 and A. Witvrouw
More information4/10/2012. Introduction to Microfabrication. Fabrication
Introduction to Microfabrication Fabrication 1 MEMS Fabrication Flow Basic Process Flow in Micromachining Nadim Maluf, An introduction to Microelectromechanical Systems Engineering 2 Thin Film Deposition
More informationGrowth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications
Journal of ELECTRONIC MATERIALS, Vol. 31, No. 5, 2002 Special Issue Paper Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems
More informationUT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules
2. CMOS Fabrication, Layout, Design Rules Last module: Introduction to the course How a transistor works CMOS transistors This module: CMOS Fabrication Design Rules CMOS Fabrication CMOS transistors are
More informationEE 330 Lecture 9. IC Fabrication Technology Part 2
EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this
More informationApplications of High-Performance MEMS Pressure Sensors Based on Dissolved Wafer Process
Applications of High-Performance MEMS Pressure Sensors Based on Dissolved Wafer Process Srinivas Tadigadapa and Sonbol Massoud-Ansari Integrated Sensing Systems (ISSYS) Inc., 387 Airport Industrial Drive,
More informationCambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information.
1 Introduction 1.1 Overview of MEMS fabrication Microelectromechanical systems (MEMS) fabrication developed out of the thin-film processes first used for semiconductor fabrication. To understand the unique
More informationWafer Scale Packaging of MEMS by Using Plasma-Activated Wafer Bonding
PUBLICATION B Wafer Scale Packaging of MEMS by Using Plasma-Activated Wafer Bonding Journal of The Electrochemical Society, Vol. 153, No. 1, (2006), pp. G78 G82. Reprinted by permission of ECS The Electrochemical
More informationECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:
ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: Fabrication of p-n junctions Contact Potential Things you should know when you leave Key Questions What are the necessary steps to fabricate
More informationThere are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out
57 Chapter 3 Fabrication of Accelerometer 3.1 Introduction There are basically two approaches for bulk micromachining of silicon, wet and dry. Wet bulk micromachining is usually carried out using anisotropic
More informationStructural changes of polycrystalline silicon layers during high temperature annealing
Structural changes of polycrystalline silicon layers during high temperature annealing D. Lysáček, L. Válek ON SEMICONDUCTOR CZECH REPUBLIC, Rožnov p. R., david.lysacek@onsemi.com Abstract The structure
More information5.8 Diaphragm Uniaxial Optical Accelerometer
5.8 Diaphragm Uniaxial Optical Accelerometer Optical accelerometers are based on the BESOI (Bond and Etch back Silicon On Insulator) wafers, supplied by Shin-Etsu with (100) orientation, 4 diameter and
More informationMEMSAND MICROSYSTEMS Design, Manufacture, and Nanoscale Engineering
MEMSAND MICROSYSTEMS Design, Manufacture, and Nanoscale Engineering Second Edition TAI-RAN HSU Microsystems Design and Packaging Laboratory Department of Mechanical and Aerospace Engineering San Jose State
More informationJ. Vac. Sci. Technol. B 29 2, Mar/Apr /2011/29 2 /021401/6/$ American Vacuum Society
Seal and encapsulate cavities for complementary metal-oxide-semiconductor microelectromechanical system thermoelectric power generators Jin Xie a Institute of Microelectronics, Agency for Science, Technology
More informationFabrication of regular silicon microstructures by photo-electrochemical etching of silicon
phys. stat. sol. (c) 2, No. 9, 3198 3202 (2005) / DOI 10.1002/pssc.200461110 Fabrication of regular silicon microstructures by photo-electrochemical etching of silicon G. Barillaro *, P. Bruschi, A. Diligenti,
More informationMicro-Scale Engineering I Microelectromechanical Systems (MEMS) Y. C. Lee
Micro-Scale Engineering I Microelectromechanical Systems (MEMS) Y. C. Lee Department of Mechanical Engineering University of Colorado Boulder, CO 80309-0427 leeyc@colorado.edu September 2, 2008 1 Three
More informationSemiconductor Device Fabrication
5 May 2003 Review Homework 6 Semiconductor Device Fabrication William Shockley, 1945 The network before the internet Bell Labs established a group to develop a semiconductor replacement for the vacuum
More informationToday s Class. Materials for MEMS
Lecture 2: VLSI-based Fabrication for MEMS: Fundamentals Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, Recap: Last Class What is
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO
More informationCMOS Manufacturing process. Design rule set
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationChapter 2 OVERVIEW OF MEMS
6 Chapter 2 OVERVIEW OF MEMS 2.1 MEMS and Microsystems The term MEMS is an abbreviation of microelectromechanical system. MEMS contains components ofsizes in 1 micrometer to 1 millimeter. The core element
More information6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)
6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term 2007 By Brian Taff (Adapted from work by Feras Eid) Solution to Problem Set 2 (16 pts) Issued: Lecture 4 Due: Lecture
More informationMikrosensorer. Microfabrication 1
Mikrosensorer Microfabrication 1 Literature Introductory MEMS Fabrication and Applications Thomas M. Adams and Richard A. Layton Available as ebook on http://www.lub.lu.se/en/search/lubsearch.html This
More informationCMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI
CMOS Technology Flow varies with process types & company N-Well CMOS Twin-Well CMOS STI Start with substrate selection Type: n or p Doping level, resistivity Orientation, 100, or 101, etc Other parameters
More informationInterconnect Issues for Integrated MEMS Technology
Interconnect Issues for Integrated MEMS Technology Tsu-Jae King, Roger T. Howe *, Marie-Ange Eyoum and Sunil A. Bhave * Dept. of Electrical Engineering and Computer Sciences, * Berkeley Sensor and Actuator
More informationEE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
More information3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005
3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss the
More informationChapter 3 CMOS processing technology
Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),
More information2242 ieee transactions on ultrasonics, ferroelectrics, and frequency control, vol. 52, no. 12, december 2005
2242 ieee transactions on ultrasonics, ferroelectrics, and frequency control, vol. 52, no. 12, december 2005 Capacitive Micromachined Ultrasonic Transducers: Fabrication Technology Arif Sanlı Ergun, Member,
More informationINF5490 RF MEMS. LN02: MEMS Fabrication. Spring 2012, Oddvar Søråsen Department of Informatics, UoO
INF5490 RF MEMS LN02: MEMS Fabrication Spring 2012, Oddvar Søråsen Department of Informatics, UoO 1 Micromachining Today s lecture Important process steps General Summary: MEMS-specific steps Examples
More informationLecture #18 Fabrication OUTLINE
Transistors on a Chip Lecture #18 Fabrication OUTLINE IC Fabrication Technology Introduction the task at hand Doping Oxidation Thin-film deposition Lithography Etch Lithography trends Plasma processing
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationWelcome MNT Conference 1 Albuquerque, NM - May 2010
Welcome MNT Conference 1 Albuquerque, NM - May 2010 Introduction to Design Outline What is MEMs Design General Considerations Application Packaging Process Flow What s available Sandia SUMMiT Overview
More informationProcess Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow
Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques
More informationFESEM Analysis of BPSG Films After Reflow
Chiang Mai J. Sci. 2007; 34(1) 35 Chiang Mai J. Sci. 2007; 34(1) : 35-46 www.science.cmu.ac.th/journal-science/josci.html Contributed Paper FESEM Analysis of BPSG Films After Reflow Uda Hashim*, Nik H.N.
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationEE C245 ME C218 Introduction to MEMS Design
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 10: Surface
More information4. Process Integration: Case Studies
Case Study #2: FCantilevered Microgripper Surface Machined MEMS Case Study #2: FCantilevered Microgripper Sandia Lucent Sandia Integrated Accelerometers Optomechanical Systems Integrated Sensors 1 Bulk
More informationChapter 4 : ULSI Process Integration (0.18 m CMOS Process)
Chapter : ULSI Process Integration (0.8 m CMOS Process) Reference. Semiconductor Manufacturing Technology : Michael Quirk and Julian Serda (00). - (00). Semiconductor Physics and Devices- Basic Principles(/e)
More informationSupporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis
Supporting Information: Model Based Design of a Microfluidic Mixer Driven by Induced Charge Electroosmosis Cindy K. Harnett, Yehya M. Senousy, Katherine A. Dunphy-Guzman #, Jeremy Templeton * and Michael
More informationFabrication and Layout
ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation
More informationRegents of the University of California 1
Electroplating: Metal MEMS Nickel Surface-Micromachining Process Flow Photoresist Wafer Release Etchant Use electroplating to obtain metal μstructures When thick: call it LIGA Pros: fast low temp deposition,
More informationProceedings Post Fabrication Processing of Foundry MEMS Structures Exhibiting Large, Out-of-Plane Deflections
Proceedings Post Fabrication Processing of Foundry MEMS Structures Exhibiting Large, Out-of-Plane Deflections LaVern Starman 1, *, John Walton 1, Harris Hall 1 and Robert Lake 2 1 Sensors Directorate,
More informationVLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras
VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 33 Problems in LOCOS + Trench Isolation and Selective Epitaxy So, we are discussing
More informationProcess Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut
Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2011
Lecture Outline EE C245 ME C218 Introduction to MEMS Design Fall 2011 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720
More informationIntroduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design
Introduction to CMOS VLSI Design Layout, Fabrication, and Elementary Logic Design CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each
More informationPROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS
Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative
More informationRegents of the University of California
Surface-Micromachining Process Flow Photoresist Sacrificial Oxide Structural Polysilcon Deposit sacrificial PSG: Target = 2 m 1 hr. 40 min. LPCVD @450 o C Densify the PSG Anneal @950 o C for 30 min. Lithography
More informationVLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents UNIT I INTRODUCTION: Introduction to IC Technology MOS, PMOS, NMOS, CMOS & BiCMOS technologies. BASIC ELECTRICAL PROPERTIES : Basic Electrical
More informationA discussion of crystal growth, lithography, etching, doping, and device structures is presented in
Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW
More informationPassive TCF Compensation in High Q Silicon Micromechanical Resonators
Passive TCF Compensation in High Q Silicon Micromechanical Resonators A.K. Samarao, G. Casinovi and F. Ayazi IEEE International Conference on Micro Electro Mechanical Systems pp. 116 119, January 2010
More informationMetallization deposition and etching. Material mainly taken from Campbell, UCCS
Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,
More informationVLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras
VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 36 MOSFET I Metal gate vs self-aligned poly gate So far, we have discussed about
More informationPARASITIC EFFECTS REDUCTION FOR WAFER-LEVEL PACKAGING OF RF-MEMS
Stresa, Italy, 26-28 April 2006 J. Iannacci 1,2, J. Tian 1, S.M. Sinaga 1, R. Gaddi 2, A. Gnudi 2, and M. Bartek 1 1) HiTeC-DIMES, Delft University of Technology, Mekelweg 4, 2628 CD Delft, the Netherlands
More informationLithography Independent Fabrication of Nano-MOS-Transistors with W = 25 nm and L = 25 nm
Lithography Independent Fabrication of Nano-MOS-Transistors with W = 25 nm and L = 25 nm J. T. Horstmann John_Horstmann@ieee.org C. Horst Christian.Horst@udo.edu K. F. Goser goser@ieee.org Abstract The
More informationPECVD SiO 2 SACRIFICIAL LAYERS FOR FABRICATION OF FREE - STANDING POLYSILICON FILAMENTS
PECVD SiO 2 SACRIFICIAL LAYERS FOR FABRICATION OF FREE - STANDING POLYSILICON FILAMENTS Eliphas W. Simões 1, Rogério Furlan 2, Nilton I. Morimoto 3, Olivier Bonnaud 4*, Ana N. R. da Silva 5, Maria L. P.
More information3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003
3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss
More informationRadiation Tolerant Isolation Technology
Radiation Tolerant Isolation Technology Background The following contains a brief description of isolation technologies used for radiation hardened integrated circuits. The technologies mentioned are junction
More informationSELECTION OF HIGH STRENGTH ENCAPSULANT FOR MEMS DEVICES UNDERGOING HIGH PRESSURE PACKAGING
Stresa, Italy, 25-27 April 2007 SELECTION OF HIGH STRENGTH ENCAPSULANT FOR MEMS DEVICES UNDERGOING HIGH PRESSURE PACKAGING Azrul Azlan Hamzah, Yusnira Husaini, Burhanuddin Yeop Majlis, Ibrahim Ahmad Institute
More informationGeneral Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems
General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The
More informationSolid State Sensors. Microfabrication 8/22/08 and 8/25/08
Solid State Sensors Microfabrication 8/22/08 and 8/25/08 Purpose of This Material To introduce the student to microfabrication techniques as used to fabricate MEMS Sensors Understand concepts not specifics
More informationMicrofabrication of Heterogeneous, Optimized Compliant Mechanisms SUNFEST 2001 Luo Chen Advisor: Professor G.K. Ananthasuresh
Microfabrication of Heterogeneous, Optimized Compliant Mechanisms SUNFEST 2001 Luo Chen Advisor: Professor G.K. Ananthasuresh Fig. 1. Single-material Heatuator with selective doping on one arm (G.K. Ananthasuresh)
More informationMems-based pzt/pzt bimorph thick film vibration energy harvester
Downloaded from orbit.dtu.dk on: Aug 14, 218 Mems-based pzt/pzt bimorph thick film vibration energy harvester Xu, Ruichao; Lei, Anders; Dahl-Petersen, Christian; Hansen, K.; Guizzetti, M.; Birkelund, Karen;
More informationFabrication Technology
Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski
More informationChapter 5 Thermal Processes
Chapter 5 Thermal Processes 1 Topics Introduction Hardware Oxidation Diffusion Annealing Post-Implantation Alloying Reflow High Temp CVD Epi Poly Silicon Nitride RTP RTA RTP Future Trends 2 Definition
More informationFABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS
AND FABRICATION ENGINEERING ATTHE MICRO- NANOSCALE Fourth Edition STEPHEN A. CAMPBELL University of Minnesota New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Preface xiii prrt i OVERVIEW AND MATERIALS
More informationVLSI Digital Systems Design
VLSI Digital Systems Design CMOS Processing cmpe222_03process_ppt.ppt 1 Si Purification Chemical purification of Si Zone refined Induction furnace Si ingot melted in localized zone Molten zone moved from
More information